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SUMMARY 
MBE growth of Si and SiGe allows a high degree of control over doping profiles and of 
strained alloy semiconductor growth. The structures that can be formed as a result have many 
potential applications for new solid state physics studies and for commercial device exploitation. 
However, the electrical material quality of MBE grown Si and SiGe is a function of many 
complex, interrelated processes and has not been extensively studied. 
In this work, the objectives have been to study the electrical quality of as-grown Si as a 
function of growth temperature and to investigate the material requirements for high mobilities 
(at low temperatures) in SiGe channel 2D hole gases. The former has been achieved by room 
temperature measurements of the generation lifetime using low temperature oxides, and the 
latter by parallel transport measurements at temperatures of 3K to 20K. 
For the first time, generation lifetimes, rg, have been measured by an MOS capacitance 
transient technique where all post growth processing temperatures have been below the growth 
temperature, Ts. These lifetimes are believed to reflect as-grown Si quality. Values of zg in Si, 
grown in a V80 MBE system, were found to be _200 ns 
for Ts in the range 600 to 800 . 
This 
study was limited by transient effects (that are believed to result from oxide breakdown) and no 
Ts dependence could be confirmed. A further study of Si grown in a V90S system revealed a 
complex, but repeatable, dependence of tig on Ts, with a minimum of 'rg; 10 ns at mid-range Ts 
(_600 Q. At high and low Ts, values of rgA12 gs were measured, as compared to values of tg 
X10 µs in control substrates. Importantly, post growth annealing has indicated that the Ts 
dependence is a not a thermal effect, i. e. it is growth related. 
It has been necessary to develop some techniques for device processing in order to 
preserve the integrity of MBE structures. Some of these techniques were applied to the 
processing of MBE grown pn diodes, and values of rg measured by current- and capacitance- 
voltage methods. These values vary greatly, ranging from 1 ns to 10 µs from epilayer to 
epilayer and also varied by up to an order of magnitude across an epilayer. Values of tg 
obtained from control substrates were also low and inconsistent; therefore, this is likely to be 
due to the alteration of material quality during processing. The lifetime - T. dependence is 
reconcilable with the as-grown results, but provides no confirmation due to the processing 
induced effects. The only high temperature process used was a 1000 C, 15 second implantation 
activation anneal, which was assessed by the MOS technique, and shown not to alter material 
quality. 
All previous studies on SiGe channel 2D hole gases had reported relatively low 
mobilities, which were thought to be limited by alloy scattering. The material quality studies on 
this system, described here, have resulted in a maximum low temperature mobility greater than 
twice that previously reported for these structures. At the start of this study, mobilities were 
found to be limited by Cu contamination in the SiGe channel. The Cu was observed to 
redistribute in the structure as a result of a growth interruption and higher mobilities were 
obtained. Post growth annealing studies have indicated that this is a growth related effect. 
Modifications made to the growth technology significantly reduced the Cu concentration and 
further increased the mobilities. 
The 4K 2D hole gas mobility is shown to increase with increasing growth temperature 
up to 640 C, which has been associated with a reduction in interface charge scattering and, 
again, post growth annealing has indicated that this is associated with a growth related process. 
By further increasing growth temperature to 850 C, a maximum mobility of _9000 cmV-ls-1 
was obtained. At higher growth temperatures, mobilities degraded. Experiments, in which the 
SiGe channel width and 2D carrier concentration were varied, have indicated that the mobility, 
at high growth temperatures, is limited by both interface charge and long range ripple at the 
upper SiGe/Si interface, which can be described in terms of interface roughness scattering. 
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CHAPTER ONE 
INTRODUCTION 
1.1 INTRODUCTION 
In 1947 Bardeen and Brattain first observed amplification from a semiconductor 
device -a point contact transistor. In the intervening years a massive research effort 
has ensued, studying the properties of group IV semiconductors and homo unction 
devices, particularly in the silicon matrix. As a result, Si is without doubt the element 
which has been most extensively researched, in its solid phase, both experimentally and 
theoretically. 
Some of the fundamental features of electronic transport in semiconducting 
systems have only been revealed in the last ten years: a number remain obscure. The 
first of these, the Integer Quantum Hall Effect (IQHE), was observed by Von Klitzing 
et al, 1980, in the inversion layer of a Si MOSFET, although apparent in results from 
Kawaji two years earlier. However, the major subsequent discoveries, the Fractional 
Quantum Hall Effect (FQHE), ballistic resistance effects and one and zero 
dimensionality, were seen in GaAs/GaXAl1-xAs structures. New device concepts have 
also been almost exclusively proven in similar III-V systems. Yet these remain of 
relatively insignificant technological importance and the processing aetiology is not yet 
competitive with that of Si. The use of III-V semiconductors is due, in part, to the 
relative immaturity of low temperature Si/SiGe growth techniques. 
The net rate of progress of Si technology is shown in Fig. 1.1. This rate is 
currently approaching limitations of miniaturisation not of a technological nature but 
due to physics: device latch-up, dopant diffusion, density fluctuations and eventually 
quantum scale effects will tend to saturate the curve as critical dimensions reduce below 
0.1 µm. Solutions must be sought other than by scaling down laterally. SiGe alloy 
1 
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Fig. 1.1 Decrease of Si device minimum feature size 
since the invention of the transistor in 1947. 
alloy systems offer one of the most exciting routes to extending the capability of 
current Si technology (e. g. the heterojunction bipolar transistor), including the 
possibility of a catalogue of devices based upon quantum effects (e. g. the SiGe 
quantum wire or the quantum dot), moving towards optically based devices (e. g. the 
Brillioun zone folded superlattice). 
The semiconductor growth techniques required to produce 2D quantum systems 
use lower crystal growth temperatures, TS, than those used for the production of bulk 
crystals. Growth at low TS allows precise control of composition in the vertical axis 
and the retention of strain in alloy systems, but whilst this is a necessary condition for 
the exploitation of many novel device concepts, it is not sufficient. It is also necessary 
that the electrical material quality of the semiconductor is adequate for both device 
applications and for experimental low dimensional physics. Only limited information is 
available regarding the electrical quality of Si as a function of low growth 
temperatures. It is, however, known that crystalline quality is inferior to that grown at 
high T, i. e. by conventional techniques, and likely that metal gettering (a technique for 
material quality engineering discussed in Section 2.5) is hindered at low T. The issue 
of electrical material quality is addressed in this study with relation to Molecular Beam 
Epitaxy (MBE). 
1.2 Objectives of This Study 
Despite the potential of Si MBE there is little conclusive information regarding 
the formation of defects and the incorporation of unintentional impurities during 
growth. It is, however, known that some impurity incorporation and defect formation 
processes that occur during growth are not identical to well-studied solid state 
processes. There is even less information pertaining to the electrical quality of MBE 
grown material: this then is studied in this work. This lack of information is, in part, 
2 
due both to the difficulty of such studies and, in some part, economic reasons. MBE 
material quality is dependent on the complex interaction of three broad parameters: 
substrate preparation, growth schedules and growth technology. MBE has a low 
throughput, which makes systematic investigations of all of these parameter 
combinations extremely time consuming and costly. Two growth systems have been 
used during this work, initially a V80 system and later a V90S system. The substrate 
preparations relevant to each growth technology are reviewed in Chapter Two. The 
experimental nature of the MBE facility is such that it has only been practical to use 
growth schedules as the major variable parameter in this study, although some 
modifications of the V90S growth system were found necessary. Growth, or substrate, 
temperature, Ts, has been used as the intentional variable and has been found to be a 
very influential parameter for Si and SiGe material quality. 
Accurate measurements of material quality are essential for this programme of 
work. Bulk-like majority carrier mobilities have been previously obtained at 77K and 
300K in n- and p-type MBE grown Si (Kubiak et al, 1987), but these are relatively 
insensitive to deep levels in the band gap. Carrier lifetimes, however, are a very 
sensitive measure of material quality in Si. No systematic measurements of generation 
lifetimes as a function of Si MBE growth parameters have been reported and previous 
sporadic values have been obtained in MBE Si subject to high temperature post growth 
processing, which are likely to alter material quality. It has been necessary to modify 
an established technique in order to measure the lifetimes appropriate to as-grown Si. 
Using this technique, experiments have been undertaken to assess the 3D electrical 
properties of MBE grown Si as a function of the growth temperature. The 
measurement of carrier lifetimes, by various techniques, has been used to assess the 
effect of processing on as-grown MBE Si, which is an important aspect of the potential 
for MBE as a semiconductor growth technique. 
3 
The low temperature mobility of 2D charge gases are also highly sensitive to 
material quality and enhanced mobilities are of considerable interest, as will be 
discussed in Section 1.4. The material requirements for low scattering rates in 2D 
SiGe based structures have been investigated. This work contains one example of a 
novel structure in which greatly improved performance has been achieved as a result of 
material quality studies. 
In this introduction, I shall outline the need for low temperature growth and the 
nature of the Si MBE process, particularly in terms of growth temperature. In order to 
illustrate the need for this study, it is also necessary to discuss the potential applications 
of Si and SiGe MBE for new devices and for new understanding in low dimensional 
physics. Examples of such applications are given with particular reference to the 
material quality issues. The thesis structure is given in the final section. 
1.3 Si MBE GROWTH 
Epitaxial growths of single crystal semiconductors that involve a transition from 
a vapour phase to the solid were pioneered in the 1960's. The proliferation of such 
techniques has led to a vast number of acronyms rivalled only by those for new 
devices, although, in common with these, the number of new concepts is considerably 
more limited. Hopefully this acronymania is curable. 
Whilst MBE has proved a very useful tool for III-V semiconductors, 
considerably less research effort or progress has been in Si. The reasons for this are 
three-fold: many fundamental properties of Si are less convenient than those of say 
GaAs (i. e. lower carrier mobilities, indirect and larger band gap, higher intrinsic 
carrier concentrations, deeper impurity levels), the conventional technology of Si MBE 
(viz. solid source MBE) requires electron beam evaporation and, finally, if it is to be 
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viable, Si MBE must offer advantages over conventional Si processing. This latter 
requirement is both the strength and weakness of Si MBE as opposed to III V systems. 
The technology of Si MBE has been well reviewed by Kaspar and Bean, 
1988. Common to many low temperature growth techniques is the use of a very high 
vacuum and a heated substrate. The vacuum extends the mean free paths of the atoms 
to a few metres. These atoms, some of which may be ionised, impinge upon the 
substrate and may grow two-dimensionally as described by the Burton, Caberra and 
Frank theory, 1951. MBE is a non-equilibrium process in which absorbed atoms on 
the growth front can either desorb, or grow epitaxially by diffusion to a step and 
incorporation or by diffusion along a step before incorporation. Joyce 1988 has shown 
that the surface lifetime is sufficiently long for 106 jumps before desorption. This 
process is reviewed by Ghez and Iyer 1988. 
The significant features of MBE are the very low deposition rates achievable (< 
1 nm/min) and the low growth temperatures (single crystal MBE growth of Si at 250 C 
has been reported by Jorke et at 1989). Low deposition rates enable very sharp dopant 
or alloy profiles to be obtained by co-evaporating dopants during Si growth. The 
epitome of such structures is the 5 doped structure containing dopant spikes with 
FWHM of <1 nm. Low growth temperatures preserve the integrity of these profiles 
by minimising subsequent solid state diffusion. In addition to inhibiting diffusion, low 
Te also reduces surface segregation and activated relaxation of strained alloy layers. If 
a heterojunction is formed by commensurate heteroepitaxy, the difference in band gaps 
must be accommodated at the interface. For some alloy systems, this provides a basis 
for the formation of a potential well and hence 2D electrical systems. Alloying allows 
semiconductor band gaps to be varied. (The band gap, Eg, of an alloy can be predicted 
to a first approximation by a simple linear interpolation of Eg for the constituent 
elements. ) 
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The incorporation of unintentional impurities and crystalline defect formation 
will be topics much discussed in this work. For this reason it is necessary to outline 
the surface processes during growth to clarify the effect of T. For Si and Ge the 
incident flux, Jo, is much greater than the equilibrium flux re-evaporating from the 
surface, J;, at all practical Ts, hence a condition of high supersaturation exists and there 
is a near unity condensation or sticking coefficient, S, given by, 
S=Jo Jl ; S--+ 1, forJo>>J; ,o 
1.1 
At 500 C, J1 is approximately 1 atom/cm2s and at 900 C, J; equals 1011 atoms/cm2s 
with Jo approximately 1015 atoms/cm2s. Thus, the growth rate is independent of T. , 
unlike Chemical Vapour Deposition (CVD). However, for sufficiently low TS (less 
than 200 C), single crystal growth does not occur since the adatom mobility is small, 
so capture at monatomic steps is not efficient, resulting in 3D nucleation and 
polycystalline Si. 
TS has emerged as the critical parameter influencing the material quality of 
MBE Si and studies thus far have indicated many constraints on selecting an optimum 
T5. According to Parker and Whall 1988, to reduce threading dislocation and s-pit 
(thought to arise from metal precipitation) densities, we require TS X600 C. According 
to Sidebotham et al 1988, for low concentrations of deep levels TS must be greater than 
700 C: for B doping, especially in narrow spikes, TS must be less than 600 C: for Sb 
doping TS should be greater than 700 C, preferably 800 C. High TS is likely to 
enhance gettering processes. Clearly, more information regarding electrical quality as 
a function of TS is required, as is a means of continually monitoring its role, 
particularly as the causes of some of the above considerations are mitigated or 
removed. The effect of subsequent processing on material quality will be a factor of 
equal importance to device quality. This must also be subject to routine appraisal. 
Methods for this appraisal are discussed in Chapter Four. 
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1.4 APPLICATIONS OF Si AND SiGe MBE 
The incentives for assessing, and improving, material quality of any 
semiconductor system, are to improve device performance and to enable experimental 
studies of solid state physics. This section illustrates some of the advantages that low 
temperature growth techniques can provide in both of these areas and highlights the 
material quality issues. 
1.4.1 Devices Requiring Low Growth Temperatures 
Bulk semiconductor devices commonly in use can be assigned to three broad 
categories (excluding opto-electronic and Gunn effects). Angello 1958 classified them 
in terms of, essentially, the complexity of manufacture, i. e. the number of junctions, 
but a more useful approach for our purposes is to consider the mode of operation, 
which yields field effect devices, bipolar devices and barrier unipolar devices. The 
advent of low temperature growth methods have vastly expanded the number of devices 
in each category and also extended the number of fundamental categories. The devices 
discussed below all contain very narrow dopant profiles or strained alloy 
heterojunctions. 
The recently proposed devices which fall under conventional descriptions nearly 
always mimic an existing device. They do so by moving the region of charge carrier 
control and transmission away from a surface interface to a homo or hetero junction 
within the semiconductor. Illustrative examples of this include the S doped FET; 
here, the inversion layer at the Si: Si02 interface is replaced by a few monolayers of 
dopant, the S layer, buried a few tens of nm below the surface. The free carrier 
concentration in this conducting channel is then modulated by a gate, either MOS or 
Schottky (Fig. 1.2). This has, potentially, varied benefits: surface states are avoided, 
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the gate capacitance is approximately constant, mobilities in the well sub bands may be 
higher than in bulk material and, of most importance, short channel (<0.1 µm) effects 
- electron injection into the oxide or density fluctuations - are reduced. The high 
electron mobility transistor (HEMT) is based upon similar principles, the confinement 
here provided at a heterojunction. 
Bipolar devices have most promisingly been modified in the form of the 
Heterojunction Bipolar Transistor (HJBT), whereby the strained base is placed between 
two heterojunctions (Fig. 1.3). This 'new' idea was included in Shockleys' original 
1948 patent. Given favourable band offsets such as in Si: SiGe, the narrow band gap 
base allows the designer to use a thin base, but to dope it higher than the emitter to 
minimise the RC time constant without increasing the base-emitter current, which has 
produced ff values currently approaching 100 GHz from SiGe base devices. Internal 
grading of the base alloy to enhance the built-in field will also result in shorter base 
transit times. 
Barrier unipolar devices have been primarily restricted to the Schottky diode 
despite the very fast switching speeds resultant from no minority carrier storage effects. 
A class of devices that will be prove to be of importance is those based upon hot 
electron transport, which can be achieved by the use of thin dopant spikes in epitaxial 
structures. Their importance is twofold; firstly, because operating frequencies may be 
very high > 1010 Hz (although the reasons for this may be subtle) and, secondly, 
because hot electron effects may be unavoidable in the next generation of devices. 
These devices are particularly interesting for Si MBE growth, since they are majority 
carrier devices and impurity scattering is diminished by virtue of the saturated electron 
velocities; material quality is, therefore, of less significance. 
Proposed or realised devices that fall into new categories are the quantum wire 
FET (ID) and quantum dot (OD). However, the most thoroughly investigated is the 
resonant tunnelling diode. Since Sollner 1984 observed negative differential resistance 
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Fig. 1.3 Schematic of a Heterojunction Bipolar 
Transistor (HJBT). 
(NDR) from transverse transport measurements across a double barrier quantum well in 
the IN curve, rather than, as was usual, in the first derivative, this device has 
provoked interest as a microwave oscillator. Its operation has been variously described 
in terms of a Fabry Perot resonator, hence the generic name, or as a sequential 
tunnelling effect. The Fabry Perot adherents took the view that when the incident 
carrier energy coincides with unoccupied states in the well, the electron wavefunction 
becomes coherent across the barrier. Alternatively, if this is viewed as sequential 
tunnelling (Fig. 1.4), the transmission coefficient contains peaks at values of incident 
carrier energy that conserve lateral momentum. These two descriptions have recently 
been shown to be equivalent. It is important in the context of this chapter to note that 
if the barrier is not free from scattering centres, then lateral momentum will not be 
conserved during tunnelling. 
1.4.2 Low Dimensional Phenomena 
The electronic transport phenomena listed in the introductory Section are only 
observable in two or one dimensional systems at low temperatures. By confining the 
electron wavefunction in the z direction (2D) using a potential well, the allowable 
energy states are bound, discrete and form sub-bands above the conduction band edge, 
or below the valence band edge for holes. It is worth briefly considering these 
phenomena in order to highlight the role of disorder and to make clear the motivation 
for studying material quality via SiGe heterojunction 2D electron (hole) transport. 
The IQHE describes the transverse and longitudinal resistivities of a 2D gas in 
the presence of aB field. Classically 
B 
with N(E) the density of states. 1.2 p 7N -(E) 
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However, experimentally, the dependence on B exhibits plateaux quantised with 
accuracy lppm at, p1, _h where i=1,2,3... 
to 
At these values pxx tends to zero (< 5x 10-3 fl from Tsui 1982). The existence of 
singularities is explicable by considering the 2D density of states in a strong B field 
(Fig. 1.5. a). As either the Fermi level is swept through the localised states, or, 
equivalently, as the states are swept by the B field through a fixed Fermi level, then 
plateaux occur. In order to explain the width of the plateaux, localisation must be 
invoked. Disorder in the system, which may be due to the random distribution of 
impurities, broadens the Landau levels, states in the tail of which are localised (Fig. 
1.5 b). Laughlin 1981 has shown that the IQHE is independent of the strength of 
disorder. In the plateaux, axx vanishes, since there are no vacant extended states within 
kT of Ef into which an electron can scatter, while axy is determined by the density of 
occupied extended states. Various adequate analytic descriptions exist, derived via 
perturbation theory assuming a disorder potential, gauge invariance, percolation etc. 
Common to these is the assumption of non-interacting electrons. That this effect only 
of the representative new phenomena was first observed in a conventional Si device is 
not coincidental, since the effect is almost wholly independent of sample purity, 
provided that RB> 1. Indeed, the IQHE relies upon disorder, as such, it has become 
the basis for the international resistance standard - the Klitzing. 
In very high mobility samples and for T< 1K, further structure is seen in the p 
' and pxy data. When the B field is large enough, or the carrier density low 
enough, that the lowest Landau level is partially populated, pxy exhibits plateaux at 
p. -Y _ 
h 
where v is a rational fraction. 
vet 
This is the FQHE. There are a number of theoretical approaches to this, all of which 
require consideration of electron - electron interactions. Currently foremost amongst 
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these descriptions is the formation of a Wigner electron liquid, whereby kinetic energy, 
confined by cyclotron resonance, is less than the electrostatic potential energy: this 
leads to the picture of quasi particles with fractional charge q=e/v. However, these 
descriptions are yet to be deemed conclusive: what is conclusive is that the accuracy of 
the FQHE is increased by lower scattering rates. Indeed, the effect is not 
experimentally observable in the presence of all but the minimum of disorder. As such 
the FQHE is only distantly related to the IQHE. 
The ballistic resistance effect was initially demonstrated in a truly beautiful 
experiment jointly by Wharam et al 1988 and Van Wees et al 1988. A thin Schottky 
gate formed over a 2DEG was split (Fig. 1.6 a), thereby producing a narrow channel 
for electron flow with width in the y direction controllable by applied gate bias. As the 
channel is narrowed, the resistance is seen to be quantised (Fig. 1.6 b), each quanta 
having value h/2e2. This follows from consideration of the current contribution from 
one sub band 
I= Jn(v). e. v. dv with n(v) being the 1D density of states, v the velocity. 1.3 
We know that n(v) = 
gsh 1.4 
and by invoking conservation of energy, m*(v2-vt)=2eV , so we 
have 
I= 
2e 2V 
h assuming spin 
degeneracy of two. 1.5 
The total resistance of the channel is then given by 
R=h2, where i is the number of occupied sub bands. 1.6 2ie 
As a corollary, the placing of a second split gate separated from the first on the x axis 
by a distance s demonstrated that if s is < 500 nm, the total series resistance was that 
of a single channel, whereas for s> 500 nm, the resistances summed according to 
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Kirchoffs law. This is perfectly comprehensible when considered in terms of an 
electron wave coherence length. Subsequently, this technique has directly 
demonstrated electron superposition via the Aharanov-Bohm effect etc. A range of 
semiconductor devices based upon electron wave behaviour offer many possibilities 
provided that large coherence lengths are achievable. 
These phenomena form the basis of a range of proposed quantum devices, but 
require low charge carrier scattering rates. Clearly, if the controlled quantisation and 
related advantages that are realised by Si and SiGe MBE may be allied to existing Si 
processing, then a very powerful tool will be available. The maturity of Si processing 
will be a significant advantage for the production of low dimensional structures to 
probe further the physics of semiconductors. The production of novel high 
performance devices in a Si based technology may have considerable economic 
importance. 
1.5 THESIS STRUCTURE 
The previous discussions have, hopefully, made apparent that, without highly 
controllable band profiles and long range crystalline order with few unintentional 
impurities, the majority of low dimensional physical phenomena and useful novel 
device operations will not be observable. In order to meet these criteria, it is necessary 
to extend the carrier mean free path to greater than the physical dimension of the 
structure and to provide a high degree of control over carrier confinement. At the 
onset of this study, these two conditions were not jointly achievable using available Si 
MBE technology. This is the key to the relative status of III-V alloy structures and Si 
based structures and, therefore, to modem semiconductor physics. It is, however, now 
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just possible to achieve the aforementioned conditions using SiGe heterojunction 
structures grown by MBE, as will be discussed in this work. 
It is necessary to review the constraints of Si MBE growth that determine 
material quality and also sample specifications. These matters are considered in Chapter 
Two. The post growth processing methods previously available equally limited the 
range of electrical measurements that could be taken. These methods, together with 
assessments of those developed and used by the author, are discussed in Chapter Three. 
The project aims to lay down the groundwork for a study, of MBE Si quality 
from a device viewpoint. Hence the aim is to establish techniques for monitoring the 
3D electrical quality of as grown MBE material, as a function of growth temperature, 
and the effect of low temperature processing steps. This should also establish some 
benchmark values of as-grown MBE material quality. This objective is best met by 
measurement of minority carrier lifetimes (recombination and generation) and the 
results of this study are discussed in Chapter Four. 
The material quality requirements of the 2D SiGe system are considered via the 
remote doped p-type SiGe channel. Studies based upon low temperature parallel 
transport measurements, have been undertaken with the aim of producing high 
mobilities in the SiGe channel. These studies have necessitated modifications to both 
growth technology and growth schedules. This work is discussed in Chapter Five. 
Finally, in Chapter Six, I summarise, conclude and consider future work. 
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CHAPTER TWO 
MATERIAL ISSUES OF Si MBE GROWTH 
2.1 INTRODUCTION 
The design of semiconductor structures and their subsequent behaviour is 
fundamentally constrained or determined by the method of production. In this chapter, 
those constraints specific to Si MBE will be reviewed, particularly with regard to 
contamination: the consequences are primarily discussed in later chapters. The role of 
TS, where information exists, is stressed. The post-growth device processing developed 
and the constraints resulting from this are discussed in the following chapter. 
Device design requires a consideration of many factors of MBE growth as much 
as a consideration of the device physics. This chapter discusses doping - intentional 
and unintentional, substrate preparation, crystalline defects, metals and gettering as 
they are expected to affect device performance and growth specifications. 
2.2 SUBSTRATE CLEANING 
For 2-D growth to occur, the substrate surface must be 'atomically' clean. The 
primary aim of all cleaning procedures is to remove the native SiO2. It has been shown 
that defect concentrations are critically related to surface cleanliness, certainly that 
inadequate Si02 removal yields highly defected material. Kimura and Lee (1975) 
carried out surface studies which suggest that high temperature in-situ sublimation 
cleans remove SiO2, but leave, or introduce, significant C contamination which then 
acts as a nucleation site for 3-D growth. A strong correlation between residual C 
contamination and dislocations in the epilayer has been identified by McFee et al 1983, 
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but, surprisingly, no correlation between residual oxygen and dislocations was 
observed. 
Various approaches to substrate cleaning have been used ranging from in-situ Ar 
sputtering (Bean et al 1977) to ex-situ chemical cleans. Methods of cleaning and the 
effects on defects are reviewed by Houghton et al 1987, although an equivalent study 
on the electrical consequences is not available. Cleaning procedures at Warwick in the 
early part of this study - in the V80 growth system - were to use a ex-situ 5 minute dip 
in 2.5% HF, and is currently - in the V90S - to use no ex-situ chemical cleans for 4" 
substrates and a full RCA clean for 3" substrates. An in-situ clean is essential for 2D 
growth, substrates in this study were subject to the Si cap procedure. Approximately 1 
nm of amorphous Si is deposited at 350 C, T. is increased to a 900 C for 5 mins with 
all cells shuttered, which results in oxide desorption via the reaction 
Si + SiO2 -> 2 SiO (gaseous) 2.1 
The pre-growth clean remains a possible parameter for a study of device quality. 
In-situ desorption could only be carried out at 800 C in the V80 owing to 
limitations in the heater power supply. Irrespective of the ex-situ cleans used, 
dislocation concentrations remained > 103 cm-2, whereas in the V90S, these were 
reduced to a few 10's per cm2, which might suggest that residual SiO2 dominates 
dislocation formation. However, this is not necessarily supported by some evidence in 
this study (see Section 3.6.4), regarding the difference between ex-situ cleans for 3" 
and 4" substrates. 
is 
2.3 CRYSTALLINE DEFECTS 
Defect formation in single crystal growth by MBE as a function of T$ is 
complex. Crystallographic defects locally perturb an otherwise periodic lattice and, 
therefore, the Bloch functions which may then act as mid-gap centres. In addition, 
topographical defects (> 1 µm diameter) are not tolerable for current VLSI systems. 
Minimising these defects is a further constraint upon growth conditions and hence 
device design. 
There are three common defects in MBE Si as revealed by TEM, SEM and 
optical microscopy. To reveal these defects, these last two techniques require that 
these defects be revealed by a H20: CrO3: HF (3: 2: 4) etch, (Schimmel 1979), the Si 
being preferentially oxidised by the Cr03 in regions of high strain or excess free 
electrons. 
Dislocation densities in the V80 system were not reduced below 103 cm-2. 
Having optimised cleaning procedures, dislocation density was apparently determined 
by TS as shown in Fig. 2.1. Studies by the author on the material from the V90S 
system have shown dislocation densities approaching the detection limit for optical 
microscopy of 50 cm-2 and no T. dependence has been observed (see Section 4.5.1.2). 
Whether this difference is due to a reduction in unintentional impurity incorporation, 
these then nucleating dislocations, or is due to the higher pre-clean substrate 
temperatures obtainable in the V90 S, or some other cause, is not known. 
Saucer-Pits (S-Pits) have densities ranging from 102 cm-2 to 107 cm-2: high 
densities of S-Pits can be seen prior to etching as the well known haze. The origin of 
these has been demonstrated by Pearce and McMahon 1977 to be caused by lattice 
relaxation about a precipitate. S-pits have been attributed solely to metal impurities, 
particularly Cu (Stacy et al 1981). A study by Parker and Whall, 1988, on material 
from the V80 system showed S-Pit densities in inverse proportion to the dislocation 
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density. This relationship has not been confirmed for a V90 S material where the 
author has observed no such correlation (see Section 3.4.6). 
Particle induced defects (PID) have been much studied by Pindoria et al 1990. 
These are large, 0.5 pm diameter to 20 pm diameter, and are caused by Si particulates 
generated partly by the use of a-beam evaporation and are reduced by collimation. 
There is no observed dependence of PIDs on growth parameters other than growth 
times: the rate of arrival at the substrate is constant with time. As a result, PIDs do not 
affect device design, although, of course, they may well affect material quality by the 
introduction of crystalline disorder and local strain. Levels may be reduced to a few 
10's cm-2 or may reach 106 cm-2 without collimation, but are typically of the order 
100 cm-2. 
There is a dearth of information on the formation of the common crystalline 
defects in Si MBE; thus, we must rely upon defect etching and TEM to reveal defect 
levels but this, to date, has provided inconclusive evidence of the mechanisms causing 
the defects. Clues to these mechanisms were suggested by the T. dependence found by 
Parker and Whall and referred to previously. However, as will be shown in Chapter 
Four, this dependence is not inherent to MBE growth, although it may be inherent to a 
particular growth system and clean schedule. Studies of defect creation are appropriate 
for the techniques of surface science: this study particularly focuses on the electrical 
activity of defects and this is discussed further in Chapter Four. 
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2.4 DOPING 
2.4.1 Co-evaporation Doping 
The complexity of impurity incorporation is seen via a consideration of 
intentional dopant behaviour. The choice of dopant in MBE is initially restricted by 
vapour pressure: if this is too low then high source cell temperatures are necessary, if 
too high at bakeout temperatures of 200 C (i. e. P) then it will act a source of 
background doping. Evaporation of dopant from the growth surface is characterised by 
the sticking coefficient. These coefficients are highly Ta dependent and can vary by 
four orders of magnitude from 500 to 900 C, which is in contrast to the case for the 
host species i. e. Si or Ge. Doping in this study is restricted to elemental boron and 
antimony. 
Boron was thought to be very well behaved and to have a unity sticking 
coefficient dependent on the availability of incorporation sites, thus independent of T. 
Sb is a more problematic dopant due to its tendency to surface accumulation, thereby 
forming an adlayer at the growing surface, a process modelled by Pindoria et al 1990, 
suggesting that this behaviour is governed by the relative size of the dopant atom to that 
of the host lattice. The presence of an adlayer leads to both low doping levels and 
imprecise doping transitions, as doping continues from the surface reservoir during 
growth. This problem was solved jointly by Kubiak et al 1985 and Jorke and Kibbbel, 
1985, via the application of a large negative potential (< 1 kV) to the substrate. This 
potential enhanced doping (PED) was originally attributed to secondary implantation 
from the adlayer by Si + ions. Houghton, 1991, has shown that the ion flux is not able 
to account for a 300% doping enhancement, whereas this is consistent with a model of 
Si+ ions causing surfacial damage to the Si matrix, which increases the number of 
incorporation sites for Sb. The effectiveness of PED is illustrated in Fig 2.2. Two 
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(After Kubiak et al, 1985) 
drawbacks remain regarding Sb; firstly, the TS dependent sticking coefficient which 
presently precludes low TS (< 600 C) and, secondly, the long thermal time constant of 
the source cell, which is of the order of hours. 
An appreciation of the true difficulty in assessing impurity incorporation 
mechanisms comes from the p-type dopant B, which was thought to have a unity 
sticking coefficient. An early attempt at growth by MBE, reported by Smith et at 
1988, of a bulk unipolar, or camel diode, (proposed by Shannon 1979), yielded poor 
device performance. This was attributed to B precipitation in a narrow B spike integral 
to the device, Fig 2.3. This observation led to a study of B solid solubility limits in Si 
as a function of growth temperature by Parry et at, 1992, from which it was found that 
the solid solubility limit decreases from 900 to 600 C in agreement with conventional 
dopant studies , 
Fig 2.4. Below 600 C the apparent solid solubility limit increases and 
at 500 C is higher than at 1000 C. Further studies by Parry and subsequently surface 
studies suggest that B forms an adlayer in a2x2 surface reconstruction. The 
incorporation of this layer is governed by two mechanisms - at high TS it is limited by 
thermal equilibrium and at low TS is kinetically limited. This incorporation on 
cessation of B doping results in smearing of the dopant profile characterised by an 
accumulation length which is a strong function of TS and growth rate, Fig 2.5 It is 
important to note that the high electrically active concentration obtained at low T. is 
stable to post growth annealing of up to two hours at 900 C. 
Finally, for completeness, brief mention is made of solid phase epitaxy (SPE), 
the technique used to produce delta layers. Si growth is interrupted, T. lowered from 
700 C to 400 C and a dopant flux is exposed to the surface until approximately 
monolayer coverage is achieved. A Si cap is then grown at 700 C for 2 mins which 
activates the b layer. This achieves delta spikes of FWHM of 1-2 nm. The electrical 
and structural quality of these layers has been studied by Zeindl et at 1987 for Sb and 
Mattey et at 1990 for B. 
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2.4.2 Unintentional Doping 
Unintentional doping is a problem in MBE Si and plays a major role in this 
study. The B incorporation work discussed earlier illustrates the difficulty of modelling 
or predicting unintentional impurity behaviour in MBE grown Si. These difficulties are 
compounded by the likelihood that unintentional impurity concentrations will usually be 
below the detection limit of analytical techniques, that impurities may interact with 
crystalline defects and the possible formation of complexes. C and 0 are known to be 
present at levels up to 1018 cm-3, and can increase by an order of magnitude at growth 
interrupts, the uptake increasing with T$ (Houghton, 1991). Much information 
regarding the electrical effect of these contaminants relates to the precipitate form. 
Higgs et al 1989 used PL on MBE Si and found free exciton luminescence from C, N 
and 0 related defects. These all annealed out fully at temperatures greater than 700 C 
for a 30 minute anneal, or at 900 C for a2 minute anneal, and were not present in 
material with T8 greater than 800 C. 
Background doping varies as an undetermined function of substrate and system 
cleanliness but ranges from 1014 to 1016 cm-3 and is n-type. Activation energies as 
derived from Hall temperature data led Houghton, 1991, to conclude that the residual 
dopant species in the V80 is P, presumably outgassing from stainless steel. This 
background compensation can have a considerable impact on sample design. It is 
important to note that background doping concentration has been found to be 
independent of T. 
Of even greater impact and interest is the B spike found at the epilayer-substrate 
interface (Fig 2.6). This has, typically, peak concentration of 1018 cm-3 with FWHM 
of 100-200nm. Various explanations have been proposed as to the source of this 
contamination. The level has been reduced by replacing borosilicate windows with 
quartz, but order of magnitude reductions are achieved by optimum cleaning 
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procedures. It is believed that aB complex exists on as-received substrates, which 
disassociates to become electrically active for TS > 700 C. Even when not electrically 
active the B complexes can affect electrical quality. This will be discussed later. 
For Si MBE to prove practical, this interface represents a great restriction, 
second only to the high vacuums required and the restricted throughput . Its effects 
maybe mitigated by use of a buffer for parallel transport studies, but it remains a major 
distraction: for perpendicular transport, it may often be an overwhelming consideration 
for device design. The spike may have useful benefits (to be outlined in Section 2.5), 
but these are outweighed by the limitations it imposes. 
2.4.3 Metals 
The role of metals on carrier transport in Si is much studied. Other than in 
devices requiring large absorption of excess carriers i. e. optical detectors, metals have 
a wholly deleterious effect on device performance, which is why metallic levels in bulk 
material have been minimised to less than one part in 1010 for most metals. MBE Si 
has much higher metallic levels as is almost inevitable, given the necessary 
construction of metal vacuum systems enclosing heat sources. This is not the death 
knoll of MBE, since conventional processing techniques can also introduce high metal 
levels, which can be mitigated by gettering methods. 
The metals primarily expected in MBE Si are those that are directly heated, 
specifically Cu from the Si source hearth, Ta from substrate heaters (now replaced by 
graphite meanders), both of which are shielded by quartz and W from the a-beam 
filament. The B source cell used has been shown to be a source of " metallic 
contamination by the use of EDAX (electron dispersive x-ray analysis); the Ta ribbon 
contacts diffuse through the graphite. These have been replaced by another refractory 
metal, Mo, which diffuses at a lesser rate. This may not however be entirely 
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advantageous since Mo is a mid-gap trap with a highly deleterious effect on charge 
carrier lifetimes. In addition, the constituents of the stainless steel chamber ( grade 316 
stainless steel, Fe: Cr: Ni, 7: 2: 1) that are indirectly heated will outgas. These 
contaminants can be reduced by the use of water cooling, liquid N2 cryopanels and 
regular bakeouts limited to 200 C by Viton seals, but there is evidence that they are not 
yet at acceptable levels. 
Despite the high adatom mobility, to provide a high degree of matrix uniformity 
(< 0.5% variation) over a substrate, it is necessary to rotate the substrate, typically at 
7c rad/min. This may have considerable ramifications for material quality due to the 
metal contamination introduced. Higashi et at , 
1990, report a three-fold increase in 
minority carrier generation lifetime by stopping rotation, which they attribute to the 
reduction of metals generated by rotation (for a critical review of this work, see 
Chapter 4). Note that rotation has been shown to introduce C species by Farley et al 
1987. Unfortunately, rotation is currently necessary unless uniformity is unimportant. 
Two studies have been published using neutron activation analysis (NAA) - 
NAA is reviewed by Domenici et at 1986 - to establish metals species, and the level of 
contamination, in a V80 (another study by Liu, in a V80 growth system, is reported 
briefly by Marsh 1987). The first by Houghton et at, 1987, applies to the V80 system 
used in this study, the second by Van Gorkum et at, 1990, was also on a V80, both of 
which growth systems were extensively modified. Metallic levels found in the 
Houghton studies are shown in Table 2.1. The most interesting features are no clear 
dependence on T8, with the possible exception of W, and the large (four order of 
magnitude) increase of metallics in a substrate loaded and heated but with no growth. 
Similar levels are found by Van Gorkum, but with a fall in Ta of one order of 
magnitude as monitored over one year of system use. Note that all of the metallic 
concentrations are above the minimum threshold concentration for the degradation of 
solar cells (Hopkins R 1986). 
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Cu Fe Cr Ta Mn W Au Na 
Lower 1x1015 1x1015 3x1014 2x1015 3x1014 7x1013 1x1013 6x1015 
Limit / 
CM-3 
Upper 1x101 7x101 2x101 1x101 7x101 1x101 4x101 2x101 
Limit / 
CM-3 
Table 2.1 Minimum and maximum metal concentrations, in Si epilayers grown in the 
Warwick V80, as measured by NAA and AA. (For details of the growth 
schedules employed see Pindoria, 1990. ) 
Possible ways of removing the sources of some metals in the growth system are 
discussed in Chapter Five. The mechanisms by which metals are incorporated in the 
growth surface are beyond the scope of this study. However, the electrical effect of 
this metallic contamination is of relevance. A previous study by Sidebotham et al has 
used deep level transient spectroscopy (DLTS), Lang, 1974, to observe the mid-gap 
state concentration as a function of T. , Fig 
2.7. There is a two-order fall in total trap 
concentration as Ts is increased from 500 to 800 C. It must be stressed that this trend 
appears independent of defect density and of the total metallic concentration as 
determined by the aforementioned studies. This seems rather improbable. One 
possibility is that the primary source of deep levels is the heater. However, Pindoria 
has replaced the Ta ribbon heater with a graphite equivalent and observed deep level 
concentrations that fit the curve of Fig 2.7. In addition, this proposal would not 
explain the apparent independence of Ta concentration on T. from the NAA study, and 
would imply a mechanism of incorporation that would have to render the other metal 
impurities electrically inactive, but not Ta. It could be argued that a maximum of 
0.1 % of the total metal concentration in MBE Si is electrically active at 500 C and 
0.001% at 800 C. Such maxima assume no contribution from C, 0, N or 
crystallographic defects and are not useful. It is clear that the very high metal 
concentrations do not have the full deleterious effect that could be expected. The 
incorporation of metals during growth must differ from that of diffusion into bulk 
materials, at least the majority being electrically inactive on the basis of these studies. 
Ravi, 1981, has suggested that dislocations do not act as mid-gap states unless 
decorated by a metal. If this were the sole cause of deep levels for MBE Si, then, 
given the relative densities of metals and deep levels, the trap concentration should 
follow the trend of dislocation density. From the preceeding, it is apparent that the 
situation must be more complex. 
23 
Cl 
U 10 14 
1013 
1012 
T 
ý Detection Limit 
1011 II 
T 
,&0.32eV 
" 0.50eV 
0 0.30eV 
Q 0.53eV 
.. _ -" 
i 
II 
500 600 700 800 
Substrate temperature /C 
Fig 2.7 Deeep level concentration measured 
by DLTS on V80 system Si 
(After Sidebotham et al 1988) 
DLTS is a finger print technique: from the capture cross sections, energy level 
and filling behaviour, it is possible to identify parameters characteristic of a given 
cause. Unfortunately, the vast , number of possible contaminants, complexes 
interactions with defects and point defects themselves that contribute to the deep level 
library make positive identification difficult, particularly as MBE may produce 
previously unknown traps. Additionally, these parameters extracted from DLTS, 
whether from current experiment or in the 'library', are critically dependent on 
accurate and precise sample temperature measurement, and the necessary data 
manipulation is open to operator interpretation. 
It is necessary that more electrical information is gathered, by far the most 
profitable approach being to monitor electrical material quality as functions of both 
time and growth chamber modification. Further, the effect of processing needs to be 
examined, some of which steps are not compatible with the need for Schottky contacts 
in DLTS i. e. heavy implantation doses. It was thought possible that processing might 
have a beneficial effect e. g. by gettering. This was the one of the motivations for the 
present study. 
2.5 GETTERING 
Gettering is the technique of trapping metallics in a region removed from the 
active device region. To do so requires the production of trapping sites, the diffusion 
of metallics to these sites and the formation of chemically stable structures at the 
trapping sites. Sites may be introduced intrinsically or extrinsically. Extrinsic sites are 
produced by mechanical damage, ion implantation or polysilicon deposition. Intrinsic 
sites are produced either by a region of SiO2 precipitates (this is well discussed by 
Ping, Wang et al 1984 and Craven 1985 ), via the thermal introduction of Si 
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interstitials (Nauka et at 1985) or heavy B or P doping. Polignano et at 1988 have 
shown that As and Sb do not have a gettering effect and that B and P doping is more 
effective than S'02. They also suggest that the gettering process is not a strong 
function of the concentration of extended defects. The mechanisms of transition metal 
diffusion are dependent on the metal species, although many diffuse via interstitially. 
At the getter site, again the trapping mechanisms vary - Au is substitutional in P doped 
layers (Lescronier et at 1981) and Ni and Fe are interstitial and form NiSi2 or FeSi2 
precipitates. Bailey et at 1985 have shown C gettering by dislocation and stacking 
faults. The effectiveness of gettering has been demonstrated by Borland 1985, who 
achieved a three order of magnitude increase of generation lifetime in CVD epilayers. 
A brief review of gettering in Si is given by Sadana, 1985. 
The problem remaining for MBE is that these processes all involve long, high 
temperature anneals. Whilst getter sites may be induced in the substrate before 
epitaxy, the metals must be diffused to them and trapped. High growth, or post growth 
processing, temperatures are not compatible with the retention of abrupt dopant profiles 
or strained alloy structures grown by MBE. One option is rapid thermal processing 
(RTP). Sparks et at - 1986 applied RTP and mechanical back damage, using 
temperatures of 300 to 1100 C and times of 100 to 300 seconds, all of which produced 
anomalous rapid gettering behaviour. Unfortunately, RTP is also known to produce 
deep levels: Tokuda et at 1989 suggest that RTP can introduce trap concentrations of 
1013 cm-3 by thermal stressing: Eichhammer et at 1989 and Fang Lu et at 1992 have 
seen a large degradation in recombination lifetime with RTP and attribute this in part to 
the role of transition metals. This technique may yet prove to be useful, but there 
remains a problem specific to MBE (although it can exist, to a lesser extent, in other 
epitaxial techniques) that renders it presently unpromising as a general solution. 
- This MBE specific problem, involves the epilayer-substrate interface, which 
acts as a very effective metal trap site. This is most easily demonstrated using Cu, 
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which has a very high diffusion coefficient in Si, Fig. 2.8. Fig 2.9 shows the 
Secondary Ion Mass Spectrometry (SIMS) profile of a layer containing Cu before and 
after annealing. It is not known, conclusively, whether this gettering effect is due to 
the B interface spike rather any other property of the interface, i. e. residual Si02. 
However, it is clear that the combination of high dislocation levels (103 cm-3 in the 
sample of Fig. 2.9) and the interface act to getter. This contaminated region will have 
a deleterious effect on many devices, unless it is several minority carrier diffusion 
lengths from the active device region, i. e. if very thick epilayers are grown. In 
addition, getter sites in the substrate are screened by this interface. Salih et al 1986 
used CVD to grow Si on a SiGe buffer, thereby generating a misfit dislocation 
network, which acted to getter extrinsically the Si, and achieved a tenfold increase in 
generation lifetime. (Rozgonyi 1987 conducted a similar experiment). It should be 
noted that the intriguing possibility of gettering through the use of growth interrupts 
alone is suggested in Chapter Five. 
For this study it is important to note that it is probable that TS plays a role in 
intrinsic gettering to the interface, that this interface is likely to be of very poor 
electrical quality and that the role of the interface may complicate a substrate gettering 
procedure. 
2.6 SUMMARY 
The role of unintentional impurities in MBE Si has been reviewed with relation 
to intentional doping in MBE. The complexity and multiplicity of the potential origins 
of electrically active point defects is such that few mechanisms for the degradation of 
material quality with T. can be proposed with confidence. The concept of gettering has 
been introduced, and it is clear that, if gettering is found to be necessary in MBE 
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material, which is probable (see Chapter Four), the lengthy, high temperature 
techniques often currently used for bulk material are unlikely to be directly applicable. 
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CHAPTER THREE 
DEVELOPMENT OF HIGH INTEGRITY PROCESSING 
3.1 INTRODUCTION 
In order to produce a measurable structure it is necessary to define its geometry 
and to contact to selected regions. In many cases, it is also necessary to passivate the 
semiconductor surface and to produce a means of external modulation of the charge 
carriers in the structures. For many simple measurements (e. g. the Hall effect), it is 
possible to achieve this with relatively simple equipment - "in-house" processing. For 
others, the techniques of VLSI Si processing are imperative. Further, it is important to 
establish the effect of such processing on MBE Si and to develop process steps as 
necessary, that do not have a deleterious effect on the device. On the initiation of the 
author, VLSI processing was accessed at the Edinburgh Microfabrication Facility 
(EMF), and low temperature processing steps developed by the staff there, in 
conjunction with the author. Use was also made of the Southampton University Centre 
of Electronic Materials (SUCEM), for whom the author developed a self-aligned gated 
Hall bar process. 
These sections will give experimental details for both the "in-house" and VLSI 
processing that have been used in this study. Minimal details are given of the 
conventional EMF techniques employed, but comprehensive discussions are found in 
many books e. g. VLSI Technology by Sze. The theory necessary to explain the 
experimental approach and results is given in Section 3.5. It is stressed that this work 
represents a 'means-to-an-end' for the growth and characterisation of Si MBE devices. 
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While the author attempted to avoid developing unestablished procedures at all times, 
this did become necessary on a number of occasions, as detailed in the following. 
3.2 THERMAL BUDGETS 
It has been fortunate that the need to reduce temperature/time cycling for MBE 
Si has coincided with the same need in conventional processing, primarily to reduce 
diffusion effects. These effects assume significance as packing densities increase and 
minimum feature sizes decrease in order to improve device speed and yields. The term 
'thermal budget' is commonly used to refer to the temperature/time cycling "of a given 
process step. This has been defined as Dt, where is D is the diffusion coefficient at 
a given temperature for a given species, t is time; ( Dt is, of course, the mean 
distance travelled through a medium in time t). This definition, however, implies 
different thermal budgets for each species (e. g. dopant) present in a given process step. 
(In the universal sense that thermal budget is often used, a definition of thermal budget 
If 
= 
5Tt. dt might be more appropriate. ) 
0 
It is necessary to ask what the maximum permissible thermal budget is for MBE 
grown material. In order to minimise process development and assessment, this 
question must be answered for the most temperature sensitive structures (i. e. 8 layers 
and strained SiGe), from which the general prescription must be based. In the absence 
of other information, the aim at the start of this study was to keep process temperatures 
below TS i. e. <550 C. The exception to this prescription was an implantation anneal 
discussed in Section 3.6.2. Since post growth annealing is a pseudo-equilibrium 
process and MBE growth is not, this might appear naive and, in the course of this 
study, it has become clear that grown structures are stable to significantly higher anneal 
29 
temperatures. Diffusion, however, is a multi-parameter phenomenon, highly sensitive 
to imperfections in the host lattice and MBE Si is subject to higher point and extended 
defect concentrations than substrate material. The role of defects in diffusion 
mechanisms is well reviewed by Fahey et al 1989. 
During the course of this work, X-ray diffraction (for a review see Tanner & 
Bowen 1993) double crystal rocking curve and SIMS studies have yielded information 
regarding maximum permissible anneals for S layers (Powell et al, 1991a) and 
metastable SiGe (Powell et al 1991b). These indicate that one hour anneals at 700 C 
broaden a delta layer FWHM from 0.3 nm to 4.5 nm, which is acceptable. However, 
at 750 C, the FWHM is 15 nm, which is not (Fig 3.1); also, that strained SiGe, up to 
three times the equilbrium tc, can withstand 850 C for one hour before unacceptable 
relaxation occurs. The effects of such anneals on midgap states was unreported. The 
author's work in this area is discussed in Chapter Four. 
3.3 MASK DESIGN 
In order to define structures using a photoresist, it is necessary to produce 
optical masks. (The author has designed all of the masks sets for in-house Hall bar 
manufacture, for gated Hall bar manufacture at the SUCEM and for many structures at 
the EMF. ) Mask design is governed by the nature of the process steps used and their 
order. Thus, the exact process for a given structure must be determined before the 
masks are laid out, so the mask designer is, of necessity, also the process designer. 
This is less true of standard MOS or bipolar processing where design rules are 
available and often incorporated into design software or where process modifications 
can be dictated to the mask designer. However, for processing the structures of this 
study, these were not options. 
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Fig. 3.1 X-ray diffraction results showing the effect of one hour anneals on a 3.6x1014 
cm-2 B delta layer, with significant broadening at temperatures above 700 C. 
(After Powell et al 1991) 
Masks for in-house work were designed using a general software package, 
ECAD: these designs were laser printed, photographed and scaled down by factor 10. 
At Warwick, the final image, which was double reversed, was developed on glass 
plates coated with photographic emulsion. These were then used in a UV contact 
printer with 50 µm minimum feature size. For processes at SUCEM, the same design 
process was used but negative 35mm film was supplied to SUCEM, where the image 
was transferred to 4" quartz plates for use in a IR contact printer that is normally used 
for double sided alignment. Mask sets for the EMF were designed initially using 
software obtained from the Rutherford Appleton Laboratory (RAL) PRIME network - 
Graphic Aided Engineering Layout of Integrated Circuits (GAELIC). For the 
subsequent two mask sets, California Intermediate Form (CIF) was used. Files 
containing these designs were sent to the RAL, where global alignment marks were 
added. The masks were then brokered out for making by a-beam definition of Cr on 4" 
quartz plates. The minimum feature size of the EMF processes was 5µm, which 
corresponds to ± 0.25 pm critical dimension tolerance on the mask. 
The mask sets for in-house processing are the most straightforward, consisting 
of 2 light field masks, the first for mesa definition, the second for Al contacts. A very 
similar process was developed for SUCEM with the addition of a Schottky gate: this 
required an additional dark field plate for a metallisation lif-off, self-aligned gate 
process shown in Fig. 3.2. It should be noted that both the EMF and SUCEM use 
negative photoresist only: at Warwick, the author used both negative and positive 
where appropriate. 
At the EMF, a divide by 10 optical step and repeat Optimetrix projection system 
is used for patterning and mask alignment. Although the main use of such projection 
printing is its tolerance (0.1 µm), a further advantage here is that a single design may 
be positioned anywhere on the wafer such that the area to be processed may be defined 
at the time of processing rather than when mask designing. Chips from the EMF were 
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laid down in either chequerboard formations or in alternate rows: this leaves 
unprocessed material adjacent to each active chip for analysis via SIMS, e-CV etc. 
This was particularly useful for V80 material when Sb doping levels could vary by one 
or two orders of magnitude across a wafer. Doping and alloy uniformity for, the V90S 
system has been found by X-ray diffraction to be ± 1% across a 4" wafer. A 3mm x 
3mm frame (i. e. 'chip') was chosen as the largest size that, when packaged, would 
allow access to all of the available cryostats. This requirement became less stringent 
later in the study, so the in-house and SUCEM frames were chosen to be 6mm x 3mm 
to enhance yield, thereby increasing the number of Hall bars available per process. 
The chips were packaged and bonded using a thermo-compression Kulike and Sofa 
4124 gold ball bonder. 
The general design strategy was to minimise the number of process steps for 
each structure. It was not practicable, nor desirable, to produce chips such that each 
structure type was functional for a given process owing to the diversity of epitaxial 
structures for which each mask set was designed. However, where possible, analytical 
structures such as Hall bars were made coherent with device structures. 
There are 30 different structures on the 3 mask sets so it is not sensible to list 
each structure and the relevant process steps. A key to the final structure is given on 
the first two mask sets shown in Figs 3.3,3.4. In addition, each mask is labelled with 
the use to which it was put most commonly, notwithstanding that what is nominally an 
oxide window mask might act as an implant mask for some structures. The final mask 
set is shown overlaid in Fig. 3.5 as an overview. 
A schematic is shown, in Fig 3.6, of the process schedule of a5 FET in order 
to illustrate many of the processes used to define MBE grown structures and devices. 
Details of electrical results from the delta FET, selectively contacted n-i-p-i Si 
superlattice and gated Hall bars are found in Biswas, 1992. The author was solely 
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responsible for the design of all of these structures and process steps with the exception 
of the delta FETs where NL Mattey gave assistance. 
3.4 MESA ETCHING 
3.4.1 Wet Etching 
To define structure geometry or to isolate the planar doped structures inherent 
in MBE, mesa structures are created by etching. "In-house", this is achieved by 
masking with 'Apezion W' black wax, etching in HNO3: HF: Acetic (5: 3: 3) - the CP4A 
etch - which has an etch rate of O. lum /sec - and wax removal by xylene. The etch 
reaction is complex, but the nitric acid forms SiO2 which is then etched by the 
hydroflouric acid. The acetic acid moderates the reaction. The limitations of this 
procedure are very poor control of etch depth, isotropy and a minimum mesa 
dimension of -2 nun. This is of little significance for van der Pauw crosses used for 
Hall measurements, owing to the large size of the cross (3mm arm width, lcm arm 
lengths) and the use of four probe measurements that cancel asymmetry effects. "In- 
house" photolithography is used to produce Hall bars to ASTM standards. It is 
necessary to use a double barrier to the mesa etch, consisting of Al and resist, since 
conventional resists are not barriers to the Si etch. Both Al and resist are attacked by 
the CP4A etch; therefore, this technique does not rely upon a high ratio of Si to barrier 
etch rate (the ratio is approximately unity) but on a barrier thickness much greater than 
the mesa required in the Si. For most practical structures this is readily achieved, since 
the conducting layer(s) requiring isolation is within 0.5 µm of the surface. 
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3.4.2 RIE Etching 
At the EMF, reactive ion etching (RIE) is used for its anisotropic etch, 
consistent and controllable etch rate and greater cleanliness (see for example Downey et 
al 1981). The reactor strikes a plasma by means of 2 parallel plate powered electrodes, 
on one of which the wafers are mounted. The chamber is of Al construction, is 
vacuum pumped and is a batch system. For Si etching, the reactant molecular gas was 
BC12. Etching occurs by dissociation, adsorption, product formation and, finally, 
desorption, releasing SiC14: ion bombardment also induces sputtering. 
The substrate only reaches temperatures of 1500C and no contamination has 
been reported as a result of RIE, possibly because it has been confined deep in the 
substrate. One problem remaining is a probable high density of surface states on the 
mesa sidewalls and crater bottom. Raman scattering studies by Tang et al, 1992, on 
SiGe quantum wires formed in material grown in the V90S, demonstrate considerably 
less sidewall damage than achieved in III-V structures. 
In order to resolve some problems of contacting selectively to buried layers, a 
mass spectrometer was attached to the RIE system to enable end-point detection during 
the etch process. This provides a significant advantage as compared to wet etching and 
has been used by the author in the design of a process to contact separately to n and p- 
type 8 layers separated by only 10 um. 
3.5 THEORY 
Providing ohmic contacts to Si is a routine procedure, but an inexact science. 
The demands of some MBE grown structures require innovation and it is useful to 
review briefly the reasons why a metal/semiconductor contact may be ohmic or 
rectifying. 
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3.5 1 Metal / Semiconductor Contacts 
Semiconductor surfaces are much studied, but the number of empirical recipes 
for contact production greatly outnumber those with well understood mechanisms. Any 
interface between two solids will give rise to a potential barrier, so a perfect ohmic 
contact, i. e. with perfect linear IV dependence, is not achievable. However, if the 
voltage drop across the contact resistance, R, 
IN) 
is small compared to that across 
the bulk during normal operation, it may be considered ohmic. 
The application of simply Schottky theory to metal semiconductor junctions 
yields a barrier height 4, with 
4=Xm X8 3.1 
where X. is the electron affinity of the metal (equivalent to the metal work function) 
and X. that of the semiconductor. However, as Crowell et al showed in 1965, 
measured barrier heights differ greatly from such predictions, (Fig. 3.7), even when 
image force lowering is considered. The primary reason for the failure of Schottky 
theory is the role of disorder at the interface. Sebestyen, 1982 suggests that current 
transport in this disordered region is due to variable range hopping between localised 
mid-gap states. Pre-metallisation surface treatment may, therefore, determine R,: 
mechanical damage e. g. sandblasting, introduces a high density of recombination 
centres and has been used to lower R.. There is another means of enhancing current 
transport which is commonly used, comprising high doping in the contact region. The 
effect of doping on R. was examined by Yu, 1970. If we define the parameter 
_ 
9h Nd 7_ °2 de, 3.2 
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Fig. 3.7 Experimental Barrier Heights to n-type 
Si. Full Line Represents ideal Schottky 
theory including image force lowering. 
(After Cowley and Sze, 1965) 
where the symbols have their usual meaning, then the relationship of Rc to ý may be 
summarised thus; 
light doping (KT/Eo> > 1) 
R oce`k) 
heavy doping (ITT/Eo-- 1) 
thermionic emission 3.3 
R, a exp /0` thermionic 
field emission 3.4 
cothlEýTI Nd 
Very heavy doping or at low T, (kT/Eo << 1) 
RR oc exp field emission 
(ý,, 
Tvd 3.5 
Where kT/Eo_1, the potential barrier narrows such that tunnelling is the 
dominant means of charge transfer, and so the barrier height, which may only alter by 
a factor of 2 or 3 with different metals, is of little significance. In practice, values of 
N> 1018 cm-3 readily allow contacts to be made with Al. To measure at liquid He 
temperatures, it is useful to have degenerate Si with N> 1019 cm-3 to prevent contact 
freeze-out. The exp(N-1"2) dependence of R is observed, in III-V systems, only for Al 
on GaAs contacts grown in-situ by MBE: other methods of preparation lead to 
deviations from this theory. These deviations have been explained in terms of a thin 
amorphous region at the interface, but no clear model of the conduction mechanism has 
emerged (see for example Dingfen et al 1986). 
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3.5.2 Passivation 
As with all single crystals, the surface of Si must undergo reconstruction. For 
Si <100>, the reconstruction is from the diamond unit cell. This study was 
performed wholly on < 100> Si for the same reason that it is the industry standard - 
the surface state density of the SiO2: Si interface is lowest in this orientation. The 
disruption of periodicity of the lattice induces surface charge with concentration which 
can be of the order of the number of surface atoms -- 1015 cm-2. Passivation for Si, 
commonly by oxidation, can reduce this to - loll cm-2 - because bonding to 0 moves 
surface energy bonds out of the Si bandgap - and to - 1010 cm-2 after H or HCl 
annealing at, typically, 400 C. It is necessary to outline the principle of operation for 
the MOS system for the Zerbst measurement technique which features in Chapter Four. 
This is also a useful basis for the discussion of results in this chapter, Section 3.5.4, so 
it is given here, for the readers convenience. 
3.5.2.1 The MOS Capacitor 
The MOS capacitor is comprehensively reviewed by Nicollian and Brews 1982; 
thus, this discussion is restricted to a brief introduction to the basic physics pertinent to 
the discussion of oxide effects in Section 3.6.3 and the Zerbst technique described in 
Chapter Four. 
The ideal MOS capacitor is shown in Fig 3.8, where t0X is the gate oxide 
thickness and Vg is the applied gate voltage relative to the p-type substrate. The ideal 
MOS capacitor is defined as one with no work function differences, no surface states 
and no oxide charge. Furthermore, it is assumed that the gate oxide is ideal i. e. zero 
conductivity. Fig 3.9 is the ideal high frequency C-V plot. For negative Vg, the 
capacitance tends to that associated with the gate oxide, CO: the band diagram is shown 
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in Fig. 3.10a. The bands at the interface bend upwards as holes accumulate at the 
Si/oxide interface in response to negative gate charge. Since the accumulation charge 
Qace is an exponential function of the surface potential cps, the associated accumulation 
capitance Cace, increases rapidly with increasing Vg. 
Cýý = 
da, 
-> 00 d W, 
for Vg «0 3.6 
The oxide capacitance is in series with the accumulation capacitance, hence the total 
capacitance, Ct, tends to Co. 
For Vg positive, the charge on the gate electrode is balanced by depletion 
charge from the acceptor atoms under the gate oxide. Clearly the total capacitance is 
Co in series with the surface depletion capacitance, hence CC falls for increasing Vg. 
This is illustrated by Fig. 3.10b. Using the depletion approximation, Poissons equation 
is readily solved to express Vg as a function of depletion distance, W; 
vs _ qNQ 
Wt 
ox + 
W2 
90 cox 2e, 
3.7 
co and co. are the permittivity associated with vacuum and Si02 respectively, Cr the 
relative permittivity of Si. Fig 3.10c illustrates the flat band condition, where no 
potential gradients exist in the system. For the ideal MOS, Hatband capacitance occurs 
at V. =0 and C< < Co. This is because Cacc is finite and is a function of the substrate 
doping. 
As V. is made more positive, the conduction band moves through the Fermi 
level, which is fixed due to the assumption of zero current flow. The surface is 
therefore inverted i. e. n-type. The inversion charge is exponentially dependent on Wa 
(cf accumulation charge). This has two consequences; firstly, the inversion region 
remains quasi 2D, i. e contains quantised energy levels and the wavefunction is confined 
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in the z direction, and secondly, the inversion region screens the depletion region such 
that Ct remains nearly constant for Vg >>0. 
Alternatively, the C-V plot can be obtained at frequencies sufficiently low 
compared to the electron recombination-generation rate that the minority inversion 
charge can follow the AC signal. In this case, modulation of charge begins at the 
inversion layer rather than at the depletion edge. This results in a large increase in 
capacitance at inversion, directly analagous to the accumulation condition. Thus, C, 
tends to Co, the gate oxide capacitance. For high quality' Si this requires modulation 
frequencies < 100Hz and low frequency C-V plots are obtained via the quasi static 
measurement technique, Bergland, 1966. This measurement is particularly useful to 
establish fixed oxide charge concentrations, Ziegler and Klausmann, 1974. 
3.5.2.2 Surface States 
The various sources for allowed energy levels within the band gap at the Si: SiO2 
interface have been summarised in Nicollian and Brews, 1980. To understand the 
electrostatic effect of surface states, consider an interface characterised by a 
monoenergetic level at energy ES (Fig. 3.11). When Vg is sufficient to cause the Fermi 
level to cross ES, then the charged state of this level will change. Thus, the occupancy 
of this energy level is voltage dependent, which leads to a distorted C-V curve. For a 
distribution of energy levels in the band gap, the plot is "smeared". The effect of Q; i is 
to introduce a conductance G, in parallel with the depletion capacitance. 
CSU7(A 2t 
G1 
+wZt2 
with t-Csurf- Rsurf 3.8 
Surface states can be donor-like or acceptor-like and can exchange charge either 
with Si conduction or valence bands or with states in the oxide. This exchange exhibits 
a characteristic time constant and is broadly categorised as a fast or slow state. Fixed 
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Fig. 3.11 Band diagram showing a midgap state at a Si/Si02 interface emptying as a 
result of an applied gate voltage. 
oxide charge due to dangling bonds at the interface are fast states at room temperature 
and can be reduced to concentrations - 1010 cm-2 by H2 annealing at low temperature 
(400 Q. 
In addition to Q; t there exists fixed oxide charge 
Qf due to excess trivalent Si 
and mobile ionic charge Qm. Qf is modelled as a sheet of positive charge at distance xi 
from the gate contact. This charge will induce an image charge on the gate and in the 
Si. From Gauss' law, the charge induced on the gate by a charge centroid is: 
tox - Xi Qfg = Qf tox 3.9 
With a non-zero Vg, the total charge on the gate is the superposition of Qfg and that due 
to the voltage dropped across the gate oxide. 
Qg=Qfg+C0 (Vg-1VJ 3.10 
The gate voltage required to restore flat band, Vfb, can be found by integrating for an 
arbitrary distribution of oxide charge. 
I 
tý_xr 
f(Xt)ýr VA =C 
IX ox 
ý\ 
ox 
3.11 
Thus Qf can be measured. Note that positive oxide charge will induce a negative shift 
in Va, for n or p-type Si, while the magnitude of this shift is directly proportional to the 
charge: 
evjb =Q 3.12 
Mobile ionic charge is a result, usually, of alkali metal ions in the oxide, 
particularly Na. These ions are sufficiently mobile to drift within the oxide when low 
Vg are applied. Negative Vg causes the positive alkali metal ions to migrate to the gate 
contact/oxide interface where they do not influence V. A positive Vg, in contrast, 
moves these ions to the Si-SiO2 interface where they have maximum effect. This leads 
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to instability in the threshold voltage (very large shifts in C-V curves were observed 
with time in early MOS systems, which were invariably Na contaminated -4 or 5 volt 
drifts over lunch). An extremely useful bibilography of early studies on MOS systems 
is given by Schlegel 1967. 
3.5.2.3 Pyrolytic Oxides 
In order to discuss the results of the following Section, it is necessary to 
consider the nature of the pyrolytic oxide. This oxide is deposited by LPCVD at 
4000C using silane and oxygen: 
SiH4+02 -ý Si02 + 2H2 3.15 
This, and similar, techniques are fully reviewed by Kern and Rosier 1977. 
Conventionally, at the EMF, this oxide is used as interlevel insulation and phosphine is 
added to provide 5% wt P doping via 
4PH3 + 502 -+ 2P205 + 6H2 3.16 
P is used to enable the glass to flow, when subsequently heated at 1100°C, to provide 
step coverage. 
Although no phosphine was used for this work, high backgrounds are expected 
in the deposition chamber and it is expected that the pyrolytic oxide may contain 
relatively high P concentrations depending on immediate reactor history. In addition, 
this oxide is of low density -2 gmcm-3, poor stoichiometry, is inhomogeneous and 
subject to high pinhole densities. It can also be expected to contain up to 4 wt % 
silanol (SiOH) and significant moisture content. Note that this is not state-of-the-art 
pyrolytic oxide, which can be of much higher quality. 
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3.6 RESULTS AND DISCUSSION 
3.6.1 Ohmic Contacts 
There are three problems to be addressed; firstly, to put a low contact resistance 
(ohmic) metallic contact onto the surface, secondly, to contact to a buried layer and, 
thirdly, to contact exclusively to selected buried layers. 
One simple method of forming ohmic contacts is to form a pressure contact with 
phosphor bronze; these, however, are unreliable and develop high values of R,, and 
non-linearity below 150K. For rapid "in-house" probing and for e-CV ohmic contacts, 
a GaIn eutectic is daubed onto the surface: a gold pad on top prevents punch through 
from the probe needle. Buried layers are contacted by abrading the contact region with 
a diamond scribe, which both allows the GaIn to form intimate contact with buried 
layers and the damage introduced lowers the contact resistance. 
In this study, for reliable, low temperature surface contacts, Al was evaporated 
or Al: Si 1% was sputtered in an Ion Tech sputterer. This was followed by an anneal 
at 500 C for 15 minutes in dry flowing N2. The sputtered AI: Si approach is also used 
at the EMF with a 435 C sinter for -10 minutes in N2,5 minutes 
in N2: H2 and 5 
minutes in N2. The purpose of the anneal is not to form an Al: Si alloy but to reduce 
the oxide between the two, hence the use of a inert ambient and the further use of a 
reducing gas at the EMF. A distinction is made here between alloying which occurs 
above the eutectic temperature and annealing. 
When possible, the contact doping is grown into the epitaxial device and high 
resistivity substrates are used to prevent parallel transport. (Note that this is not always 
consistent with the requirements of the device). A common problem is that posed by 
selective contacting to buried layers. One in-house answer to this problem was the 
diffusion of dopants from a spun-on liquid source: Emulsitone Silicafilm was used 
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successfully to contact to substrates, but necessitated a 900 C 10 minute diffusion. This 
was considered as a possible solution to the problem of selectively contacting to the 
doping superlattice. This structure, reviewed by Dohler 1986, was intended to produce 
high carrier mobilities by means of reduced f-phonon scattering and reduced effective 
mass carriers in high subbands. In the n-i-p-i structure, it is desirable to contact 
selectively to either the n or p regions. McPhail et al, 1987, used SIMS to demonstrate 
the smearing effect of anneals on the super lattice profile. This study showed that a 
760 C, 30 minute anneal significantly degraded the structure, thus precluding the use of 
the spin-on dopant. 
The author considered two solutions. One approach is to alloy Al contacts 
above the eutectic temperature of 577 C, another to alloy above the melting point of Al, 
660 C. These are liquid phase reactions and Al will act as a p-type dopant rectifying to 
n-type Si: Au-Sb is used as the equivalent n-type contact. In order to allow the Al to 
reach deep lower layers which may be 0.5 pm below the surface, it is useful to anneal 
above the Al melting point of 660 C. A deficiency of this approach arises from 
preferential diffusion into Si defects. This causes spiking with resultant high field 
regions and can be mitigated against by the use of Si doped Al, which also reduces void 
formation due to Si precipitation. Hogarth 1986 alloyed contacts at 680 C and 610 C. 
The higher temperature alloy gave a better morphology but higher R,,: this is in direct 
contrast to a report by Andrews and Phillips, 1974. The optimum (in-house) solution 
found for aB doping superlattice (p-i-p-i) is a 680 C, 4 minute anneal combined with a 
bevel- nominally 5 minute angle - to reveal buried layers. The bevel is achieved by a 
mechano-chemical method using a alkaline etchant, Syton, with a modified Kent 3 
automated polisher. This technique minimises the mechanical damage to regions to 
which the Al must rectify. The bevel was measured as 32 minutes using a Talystep, 
which corresponds to a magnification factor of -100. The bevel was then stained using 
an electrolyte of copper salt in a selenous acid. Under strong diffused white light, 
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electron hole pairs are liberated producing Cu2+ ions, and these preferentially plate n- 
type material. Al contacts were then evaporated through stainless steel foil masks to 
cover the revealed superlattice and annealed, Fig. 3.12 (a). The room temperature 
current voltage characteristics of this contact, to both the p-type delta layer and the n- 
type substrate, are shown in Fig. 3.12 (b), rectification to the substrate improved at 
low temperatures, as expected. 
For studies on SiGe remote doped structures or delta layers, the requirement is 
less severe. The conducting channel is of one polarity only and reliable measurements 
are often required only for T< 50K. The structures are designed such that the 
background doping is lower than the metal-insulator transition (5 x 1018 for B, 1018 for 
Sb) so that these layers freeze out, i. e free carriers are localised at the parent ions. The 
conducting buried layer is located within 150 nm of the surface either to allow 
modulation from a surface gate or to minimise dopant diffusion during subsequent 
growth (after the channel has been formed). For these structures, an Al contact is 
annealed at 600 C for 3 minutes to form a eutectic contact to the channel. This contact 
is adequate for n or p-type structures for sheet concentrations >5x 1010 cm-2. 
3.6.2 Ion Implantation and Activation 
VLSI processed structures are contacted via ion implantation. Multiple ion 
implants of varying incident energy result in nearly constant doping density throughout 
the depth of the contact region. The implantation amorphises the contact region. This 
damage is conventionally annealed out in a tube furnace at, typically, 1000°C for 60 
minutes. Such anneals are not feasible for MBE grown structures. In order to preserve 
abrupt dopant profiles or to avoid relaxation in strained structures, it is necessary to 
devise an alternative method of implant activation. At the EMF, simulations of sheet 
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resistance as a function of anneal temperature and time from Suprem 3 were fed into an 
RS/1 statistical model to solve for concentration, C: 
ac 
__ 
öJ 
c"Y äk , 
where J= -D, P 
W+ qkT° EC, 3.17 
The results of this analysis suggest that, for RTP, the sheet resistance is 
insensitive to anneal time for short anneal times. From Fig 3.13, it is seen that a 
600°C anneal for 10 to 20 seconds results in acceptable sheet resistances of order 100 
LD and that this value is constant up to 100nm from the surface. The diffusion- 
coefficient for a given species, D is a function of a number of parameters. For B, D is 
given by 
(lr2 
D= Dx+D+l-' +D-I '1 I+D--I '-1 Fp+D F 
lll 
oed ted 11 11i 11i 
3.18 
where Dx is equal to neutral diffusion, D+ is positive charge state diffusion, D- 
negative charge state diffusion, D- double negatively charged state diffusion, Fp an 
enhancement factor due to high P concentrations and DOED an enhancement due to 
oxidation. Each charge state diffusion is of the form 
r Es 
Dn = Constant. e 
kT 
For B, D was found most sensitive to D+. For relatively long anneals (>60s), the 
sheet resistance is 200 520, for D+=2.7, and 100 520, for D+=4.0. For anneals less 
than 20 seconds, however, the sheet resistances are comparable for either value of D+. 
Unfortunately, the RTP equipment at the EMF was inoperable for much of this 
study. Van Gorkum has used a long, low temperature (600 C) anneal to activate 
implants into MBE grown Si. However, the author found that a 15 second anneal in a 
tube furnace at 1000 C in an N2 ambient provided 80% implant activation, as measured 
from sheet resistances. The temperature of the sample during this anneal is unknown. 
Electrochemical CV measurements by the author (using a Polaron 4200) of B doping 
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DIFFTEHP 
Fig 3.13 Sheet resistance (fD) variations with diffusion time and temperatures for a 
dual B implant of 6x1015 cm-3 at 90keV and 2x1015 cm-3 at 25keV. 
staircases grown by MBE detected no evidence of dopant diffusion for this anneal (or a 
900 C 30 sec anneal that caused -45% activation). The depth resolution of these 
measurements was, like all CV profiling techniques, limited by the Debye length (see 
for example Johnson and Panousis, 1971), so a further test was performed to assess this 
activation process by Biswas, 1992. This SIMS analysis of delta layers in Si (Fig 3.14) 
shows that the anneal has broadened the delta by a maximum of one nm so the FWHM 
remains narrower than the ground state wavefunction. 
3.6.3 Schottky Contacts 
Schottky metal/semiconductor contacts (of which the 'ohmic' contact is a special 
case) provide a means of space charge modulation without the use of a dielectric. 
From the analysis of theory in Section 3.5.1 it is clear that such contacts will not have 
good rectifying properties when made to high doped Si (> 1017 cm-3 for Si). In 
addition, it is clear that surface preparation is a more important parameter than the 
metal used. Schottky contacts manufactured on MBE Si throughout the majority of this 
study yielded poor rectifying properties (e. g. < -3V breakdown) irrespective of pre- 
clean or the metal used e. g. Pt, Ti, Al, Au: Sb. However, contacts to substrate material 
processed simultaneously with the MBE Si as controls often provided good diodes. It 
is suggested that this was the result of contamination in MBE Si. 
Modifications to the V90S, which are strongly believed to result in reduced 
metal (Cu) contamination, (fully described in Chapter Five) were undertaken during 2D 
SiGe studies. Schottky contacts were made to three Si p- layers that were grown 
consecutively after these modifications with Ts the variable parameter. The generation 
lifetimes were measured in these layers as part of a Zerbst study, (see Chapter Four, 
pages 78-82). The I-V characteristics for Schottky contacts made to the two 'good' 
layers (Tgftl µs) and the 'poor' layer (sg l ns) are shown in Fig. 3.15. This evidence 
does not contradict the belief that the electrical characteristics of Schottky contacts 
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Fig. 3.15 Current-voltage characteristics of Ti/Al Schottky diodes formed to MBE Si. 
The analysis of the generation lifetimes found in these layer is discussed in 
Chapter Four. 
made to MBE Si were determined by material quality. These sputtered contacts consist 
of 1 µm Ti capped by 0.5 pm Al on Si that had been pre-cleaned using the RCA 
substrate clean as detailed in Section 2.2. The Al is necessary to allow gold wire bonds 
to be 'made to the contacts and is in-situ sputtered to prevent Ti oxidation which 
otherwise results in poor Ti: Al adhesion. No anneal is necessary. 
3.6.4 Substrate Cleaning 
It was noted in Section 2.2 that 4" substrates were given no ex-situ clean, but 
that 3" were given full RCA cleans. The difference between 4" and 3" ex-situ cleans 
for the V90S is due to a substrate holder design that leads to temperature gradients 
across 3" wafers during the in-situ clean resulting in slip lines. The 3" wafers are 
necessary for layers requiring processing at the VLSI facility accessed, so the author 
developed the strategy of an RCA clean (which leaves only a very thin oxide on the Si 
that can be desorbed at a lower temperature, 800 Q. This clean involves the stripping 
of native S'02 by 25 % HF (2 mins), an organic contamination clean and thin (`3 nm) 
SiO2 growth in hot ammonium hydroxide and 14202 (20 mins), further oxide strip in 
5% HF (1 min), metal clean and thin SiO2 growth in hot HCl and H202 (20 mins), 
followed by a cascade rinse in 18MQ H2O. It was found that dislocation levels in 
epilayers grown on substrates given this treatment ("105 cm-2) were higher than those 
subject only to an 800 C in-situ clean, unless VLSI Selectipur grade chemicals were 
used in a class 10,000 fume cupboard, in which case they were at the levels generally 
achieved by the 900 C in-situ clean alone, Table 3.1. Therefore, the hypothesis that 
dislocation concentrations were dominated solely by residual S'02 appears improbable, 
further underlining that the mechanisms of defect formation in MBE Si are poorly 
understood. Note that dislocation concentrations have since fallen in Si grown in the 
V90S (see Table 4.1): any study of the effects of growth technology on defects requires 
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Ex-situ Clean In-situ clean Mean s-pits Mean s-pits Mean 
(bulk) (interface) Dislocations 
x 103 / cm-2 X103 / cm-2 X103/CM-2 
None 800 C 50 ±40 80 ±60 400 ±300 
None 900 C 7 ±3 7 ±5 0.2 ±0.1 
RCA 800 C 40 ±2 200 ±100 3,000 ±1,000 
(Analar) 
RCA (Merck, 800 C 8 ±4 3 ±2 0.3 ±0.1 
VLSI grade) 
Table 3.1 Assessment of substrate clean procedures for 3" substrates in the V90S. 
Shown are defects etch counts from B doped epilayers (-0.75 gm), 
grown on Sb doped Monsanto 3" substrates, 0.02-0.001 S2cm. 
lengthy compilation of results and statistical analysis, this is currently in progress by 
other workers for the V90S, but is not yet complete. 
3.6.5 Surface Currents 
In this Section the effect of surface leakage currents on device measurements is 
discussed. For low voltage measurements such as the Hall effect, leakage currents 
have been found to be unimportant, but for reverse current bipolar measurements these 
currents can be greater than the bulk current. The author's early measurements on 
mesa pn diode structures grown by MBE, but without passivation, yielded poor reverse 
characteristics (e. g. leakage currents > "10 µA at 1V reverse bias, 1 mA at 3V). This 
is contrast to work by Bean 1984 who reported picoamp reverse currents at 10 V 
without passivation, and it is possible that the high leakage currents observed represent 
a surface effect due to the nature of the surface after etching or some other subsequent 
contamination. Accordingly, further pn diodes ' where grown and processed, at the 
EMF, using mask set Eµ 726. Details of growth and material quality assessment from 
Smith et al 1990 are given in Chapter Four, while the structure is shown in Fig3.16. 
The basic theory of pn junction diode operation is detailed in most 
semiconductor text books or indeed, in Shockley's orginal paper of 1949, so the results 
will be quoted without proof. 
The reverse current of a p+ n diode is governed to a first approximation by 
q 
JRP- 
jn2 q nTp 
d+ To 
with 
T,, + TP 
To =2 3.18 
The first term is the diffusion current, Jd, arising in the neutral bulk, the second the 
current, Jg, due to generation of carriers in the depletion region. Jd is a constant and, 
in Si for T< 300K, will be negligible compared to Jg. 
Jj oc WaV, for the case of the abrupt junction. 
48 
ITI 
00 
L*) 
ý oý 
ii 
/ 
ý 
I 
N 
C 
O"- 
N 
--1- 
ý 
cu 
fD 
( 
3ý 
-v 
OJ 
ý 
-ý- 
ý 
1 
iý 
Cu 
0 x 
ý 
ý 
N 
"r 
0 w 
0 
ý 
0 
N. ) ON 
tp 
ý 
ýi 
/777-7 
ý--ý --H 
ý-ý -ý ý 
t 
a 
, a, 
Fig 3.17 (a) shows typical forward and reverse characteristics. The breakdown 
voltage, Vb, of 70V, is in accordance with theory for an abrupt junction and its 
temperature coefficient indicated that avalance breakdown is occuring. Importantly, 
for the discussion following, the voltage drop must occur predominantly across the 
depletion region. Of ' 1000 diodes on each of two wafers, some 90% yielded 
rectifying properties: Vb varied by ± 5V as defined at I,. = 100 µA. The observed 
'hard' breakdown characteristics appear to indicate that the density of metallic 
precipitates is not significant; further, that the effect of any high field regions at contact 
or mesa corners are small. However, this observation is not a strong indicator due to 
the effects discussed below. 
There are two distinct regions of operation, Vr < 18V and Vr > 18V. The 
behaviour for V. > 18V will be discussed later. Reverse bias C-V measurements 
exhibit excellent 1/C2 dependence (Fig 3.18) as theory predicts for depletion 
capacitance and are frequency independent - as expected - in the range 10 kHz to 10 
MHz. The carrier concentration of 2x 1016 cm-3 inferred from this 1/C2 plot in the 
usual manner, agrees well with that obtained from electrochemical capacitance voltage 
(e-CV) measurements by the author, Fig 3.19. 
VR < 18V 
In this region, Jr is of the order 10-8 A cm-2. However, Jr does not exhibit good 
V112 dependence (Fig. 3.17 (b) - note that the noise limit was 5x10-13 A), and is 
nearly temperature independent between 77 and 300K. This indicates that Jr is 
dominated by conduction through the pyrolytic SiO2. Two possible conduction 
mechanisms in insulators give rise to temperature independent currents in this 
temperature range. Tunnel emission is the process of electron tunnelling from the 
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metal to the insulator conduction band and yields aj cc V2e 
dependence. Space charge limited current is the injection of charge into the insulator 
where it is not compensated, which leads to aJ oc V2 dependence. Neither dependence 
can be confirmed by fitting to the data. It is even possible that Jr is of the form; 
Jr = XV1"2 +Y V2 + Jd , where Y=A+Be-(°0 t/V), X, 
A and B are constants. 
Without an a priori knowledge of the constants, further analysis is intractable. It is 
possible that the P content of this oxide is significant in providing a source of charge. 
v_R> >äv 
A six order of magnitude increase in Ir occurs between 18 and 23V, whereupon 
the current is approximately a constant until breakdown occurs at 70V. This 
phenomenon was checked using three different measurement systems to ensure that it 
was not due to loading effects e. g. range changing. 
It can be postulated that this behaviour is explicable either in terms of the 
formation of a surface channel (at Vr = 18V) with saturated current flow, or in terms 
of conduction through a highly P doped oxide. 
Postulate 1- Oxide conduction. 
Conduction through the oxide, either by drifting P+ ions or via electrons 
liberated from P or P complexes, seems improbable from a consideration of the current 
density. The oxide cross sectional area is -10-10 m-2 , (J: z-1022 Am-2), which would 
imply a mobile ion density of 1021 m-3 , assuming singly charged carriers and a charge 
velocity of 1ms-1, although for doubly charged ions the density is more feasible. The 
onset of current at 20V might be justified by invoking an ionisation potential or an 
activation energy for P complexes, but it is less easy to postulate a mechanism for 
saturated current flow. This is not entirely satisfactory. 
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Postulate 2- Surface Channels. 
The formation of a surface channel could occur in two ways, labelled (a) and 
(b) below. Both options would require the oxide on the sidewalls to be gated: the upper 
Al electrode clearly forms a gate on the oxide over the p+ region surface. 
a) The surface of the n- region could invert to form a continuous p type layer 
between the two electrodes. Note that V, <0 will tend to cause accumulation at the p+ 
surface. We can estimate the minimum negative oxide charge necessary to induce a 
20V shift in the threshold voltage, VT.. The surface area between electrodes is 2x10-8 
m-2 and t0., is 0.5 µm, thus we would expect Co of -1pF. Assuming uniform 
distribution of charge in the oxide, this implies Q 2x10-11 C, which in turn implies a 
density of (singly charged) ions ft 108 m-3. This is possible. 
b) VT is proportional to NA which is 2x1018 cm-3 in the p+ region. 
Goetzberger 1966 has computed values of VT as a function of NA and t0J, for the ideal 
MOS diode, from which a value of VT: 20V is seen to be feasible. Thus an n type 
inversion layer forms in the p+ region, creating a continuous n channel in parallel with 
the pn diode. The saturation of current through such a layer can be seen as analogous 
to pinch-off in a MOS FET; in this case, the pinch-off is due to depletion from the 
grown pn junction. (Analogies can also be made with the gated diode). 
Further clues to this mechanism come from the C-V characteristics. The rise in 
C at 18 V implies the formation of a large capacitance in parallel with the depletion 
capacitance. This could result from the formation of the inversion layer, but is not 
likely for the case of an oxide breakdown. Thus it is tentatively suggested that the 
latter hypothesis - inversion at the surface of the p+ region - is the more likely, 
although considerable doubt remains. 
Whilst further experimentation would be possible i. e. SIMS of the oxide for P 
concentration, removal of the oxide by etching and device probing (although previous 
experience of unpassivated probing was contradictive, and the Al would be removed by 
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the etching), it is important to note that this phenomenon is of interest for this study 
only in so far as it obscures the nature of the MBE Si diode. In addition, the 
geometries available on this 'chip' are not suitable for oxide studies. The difficulties 
encountered led to modifications of the mask design to avoid the problems of gating the 
passivation oxide. These changes in masks Eµ842 and Eµ931 were successful, as 
described in Chapter Four. The pyrolytic oxide remained useful as the barrier for all 
other stages of processing e. g. implantation, mesa etching. Clearly, however, a high 
quality final oxide was required. 
3.6.6 Low Temperature Oxides 
A low temperature dielectric is an essential ally of low temperature growth 
techniques. One attempt to achieve a low temperature oxide was to grow by wet 
oxidation at 600 C for twelve hours. The 6nm oxide resulting was then used as a seed 
layer for pyrolytic oxide deposition. This oxide, however, was found to have Dit `8x 
1012 cm-2, so the acceptability of the long anneal was not assessed. Fortunately, high 
quality low temperature oxides became available during this study. 
Electron cyclotron resonance enhanced CVD oxide was used for a further 
bipolar set. This low temperature oxide, and the plasma enhanced CVD oxide grown 
at Liverpool University for a Zerbst MOS study (discussed in Chapter Four) have 
resulted from the need to reduce thermal budgets during VLSI processing. A 
representative quasi static CV plot from a room temperature plasma enhanced oxide 
(the oxide growth technique is reviewed by Taylor et al, 1993) grown on MBE Si, is 
shown in Fig. 3.20. By quantitative comparison with the ideal MOS curve, an 
interface charge density of 1.2x1011 cm-2 is inferred. 
In order to planarise mesa trenches i. e. for delta FET gate contacts, polyimide 
was spun on and annealed at 450 C for 5 minutes. This avoided problems of poor Al 
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Fig. 3.20 (a) Quasi-static C-V plot obtained from a low temperature plasma 
enhanced oxide on an Si MBE epilayer, the ideal plot is shown for 
comparison. (b) The density of interface states inferred from this plot 
coverage in the trench and thus track breakage. This was found to be successful, but 
unfortunately the polyimide produced at the EMF, whilst a good dielectric, does not 
passivate Si adequately. 
3.7 CONCLUSIONS 
In-house processing techniques and masks have been developed to enable the 
rapid production of mesa Hall bars. These techniques and masks have been modified to 
achieve self-aligned Schottky gated mesa Hall bars at the SUCEM. Ohmic contacts 
have been made to buried layers by Al deposition and suitable choice of anneal 
temperatures and times. Processing thermal budgets were less than the growth thermal 
budgets. Good Schottky contacts have been made to MBE grown Si only after 
modifications to the growth system designed to reduce metal contamination. Mask sets 
for processing many analytical and device structures at the EMF have been designed, as 
have many process sequences shown to preserve the integrity of Si MBE structures. A 
1000 C, 15 second furnace anneal has been shown to be an adequate implantation 
anneal to provide ohmic contacts at 4K. It is suggested that the combination of P 
doped pyrolytic oxides and some device geometries can produce leakage current 
problems. Other low temperature oxides have been used with alternative structure 
geometries and good dielectric performance observed. 
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CHAPTER FOUR 
CHARGE CARRIER LIFETIMES 
4.1 INTRODUCTION 
This chapter discusses the electrical material quality of MBE grown Si epilayers, 
at room temperature, and issues relating to the measurement of this quality. During 
operation of any semiconductor device the charge carrier concentration is locally 
perturbed from a dynamic equilibrium. The processes occurring to restore equilibrium 
have a significant impact on the device performance, particularly under transient 
conditions. The dominating process, certainly in Si and Ge, relates to unintentional 
impurities and crystalline disorder. Thus, a measurement of the processes restoring 
charge equilibrium, provides information both regarding expected device performance 
and regarding material quality. These processes are characterised, experimentally, by 
the carrier lifetimes - generation, tg, and recombination, tr. 
In this study, the aim of measuring lifetimes is to provide evidence regarding the 
electrical quality of as-grown MBE Si as a function of growth parameters and to 
monitor the effect of device processing. Both tg and tr are important device 
performance parameters and are particularly interesting because lifetimes are less 
controllable than other performance parameters, e. g. doping profiles, and can vary by 
orders of magnitude. The generation lifetime, tg, dictates the leakage current of bipolar 
devices and the transient behaviour of MOS devices, e. g. the refresh time of dynamic 
RAM. The recombination lifetime, tr, governs switching times in bipolar devices. 
Any sample process treatment, particularly one necessitating high temperatures, 
can alter material quality. This is a considerable restriction on the experimental options, 
which is discussed in more detail after the theoretical background is outlined. This has 
also been a significant factor in previous measurements of generation lifetime, see 
Section 4.3. By using a low temperature oxide, values of tg have been measured, by an 
MOS capacitor technique, in V80 grown Si (it is suggested that this particular study is 
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study is limited by oxide breakdown effects) and in V90S grown Si, both as a function 
of growth temperature. It is believed that these studies indicate the quality of as-grown 
Si, in contrast to other reported studies in MBE Si. Further values of Tg have been 
obtained, from pn diode measurements, in Si subject to the processing described in 
Chapter Three. These studies provide values for rg in V80 Si, grown at 700 C, and in 
V90S Si as a function of growth temperature. Recombination lifetimes have been 
measured in processed diodes, but these values are believed to be erroneous, although a 
lower limit has been found: this will be discussed briefly. This study was subject to 
limitations of MBE Si sample supply and of limited access to the EMF. 
Recombination and generation processes are outlined, particularly as they relate 
to material quality. A clear distinction is made between each of these lifetimes and the 
extrinsic minority carrier lifetimes. A number of features of recombination generation, 
(RG), processes in epilayers present considerable experimental difficulties, and these are 
discussed. Previous measurements of lifetimes in MBE Si are few and will be presented 
in Section 4.3. In order to preserve the fundamental distinction between Tr and Tg, the 
experimental techniques, and results for each, will be dealt with separately; firstly, Tg, 
and then Tr 
4.2 THEORY 
The minority carrier lifetimes are a common measure of the processes that 
restore carrier concentration equilibrium following a perturbation. The concept of 
lifetime is straightforward: 'Cr can be defined in p-type material as 
Tr 4.1 
where n is the equilibrium electron density, G the equilibrium generation rate. 
The generation lifetime can be similarly defined as 
_ 
n; 'Cg - (i 4.2 
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Note that tg and t,, are not necessarily equal for fundamental reasons. The time constant 
measured in a given experiment is often not trivially related to the simple parameters 
defined above: this will be discussed later. If these lifetimes are to be used as a 
measure of material quality, then it is important to understand how the measured values 
may relate to defects. Firstly, the physical processes that can determine the lifetimes 
will be outlined. 
4.2.1 Recombination Generation Processes 
There are two classifications of RG: direct and deep level assisted. Direct band- 
band recombination occurs when an electron drops from the conduction band to valence 
band, with subsequent loss of energy via radiation and, possibly, phonon emission. 
Alternatively, an exciton may be formed, particularly at low temperatures, which then 
decays by radiation or is bound to an impurity and decays with, or without, TO phonon 
emission. This phenomenon is the basis of photoluminescence studies. Auger 
recombination refers to the transfer of the lost energy - during band to band 
recombination - to another charge carrier, which then emits phonons. This is significant 
in heavily doped material, particularly direct band-gap semiconductors. Alternatively, 
the energy may be lost to phonons alone in materials with small band-gaps. 
Si and Ge have indirect band-gaps; thus, band to band recombination must be 
phonon assisted in order to provide the necessary conservation of momentum. This, and 
the relatively large band-gap, reduces the probability of band to band transition via 
radiative means, such that these processes are not experimentally significant; hence, 
lifetimes in Si are much longer than in direct gap semiconductors. Indeed, the inability 
of Si to emit light has been a prime motivation for the development of III-V optical 
devices, e. g. semiconductor lasers etc. Deep level assisted RG, however, is of 
paramount importance in Si and Ge. 
A deep state in the band-gap may capture an electron and then a hole, i. e. 
recombination. Such a deep state cannot be described via the effective mass 
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approximation, because the ionisation energy is of the order of the band-gap. 
Therefore, these states are defined in terms of coefficients that describe a recombination 
process, but do not uniquely define the state. These coefficients are the hole (electron) 
emission and capture rates, e and c, which relate to the capture cross-section, a, and 
mean thermal velocity, <v>, by cp=ap<v>p(t) , i. e. c and e are charge carrier 
concentration- dependent (and often, therefore, are time-dependent in an experiment). 
The details of recombination processes still present considerable theoretical 
difficulties and will not be discussed in any detail here. Excellent introductions to the 
theoretical aspects of radiative and deep level recombination are given by Mott, 1978, 
and Queisser, 1978, respectively. 
4.2.2 Recombination 
Before obtaining a formalism for recombination and generation at deep levels, it 
is useful to establish the general expression for recombination. This can be best derived 
via band to band processes. 
At thermal equilibrium, recombination rate, R, and generation, G are by 
definition equal. We assume that Rxnp, hence 
G=R= Pno po = Pn? , where P is a rate constant (units cm3s-1) 4.3 
If equilibrium is disturbed by the injection of excess carriers (On iSp) at time t=0, with 
excess generation rate GA , then 
G+ Go = P(no + On)(po + Op) 4.4 
Restoration of equilibrium by electron-hole recombination must satisfy; 
a0nn 
- -aenGe C1 1 4.5 
This is a non-trivial equation. However, it can be tackled by assuming that An(t)=0 
p(t). (This can be justified since electrons and holes are generated and recombine in 
pairs, with the exception of trap events). When An=Ap, we can write 4.5 as 
- 
P=P(no+Po+Op)AP 4.6 
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I 
aAP 
r 
i. e. J '0 dt = -Pf dt 
0 
(no + po + Op)Op 0 
The left hand side is an exact differential: 
1 1In Op 
_ -Pt no + Po no + Po + OP J 0 
Hence, Op(t) = 
(no + Po )AP(O) 
(no + Po + AP(O)) exP P(no + Po )t - Op(U) 
4.7 
4.8 
4.9 
We can now take two limiting cases of 4.9. 
Low Injection 
The first case is low injection, i. e. Op(0) < <no+po; so, 
ap(t) = ßp(0)exp(-P(no + po)t). Defining the excess hole recombination lifetime, rp, 
4.10 as zp = P(no 
+ 
po 
J 
allows 4.9 to be written Ap(t) = Ap(0)er° Thus, for low injection, 
recombination precedes by exponential decay. 
High Injection 
The second case is high injection, i. e. An(0) =Ap(0) >> na+po , hence 
AP(t) 
1+' tAP(O) ' 
Recombination procedes by hyperbolic (or quadratic) decay. 
Further, by definition 
AP 
= 
Op, 
so, from the above, z= p 
p(t) 
. Thus, 'Tr 
is a 
function of time until the low injection condition is met. Identical arguments , of 
course, apply for electrons, since we have assumed An(t) =Ap(t). 
The most important point to emerge, relevant to an experimental study, is 
that recombination cannot be assumed to be an exponential decay process nor tr a 
constant. We can now establish the parameter P, for the case of interest. 
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4.2.3 Deep Level Recombination 
A mid gap state (MGS) may either capture an electron and a hole, i. e. it acts as 
a recombination or generation centre (RGC), or it may capture an electron which may 
be subsequently emitted to the conduction band i. e. it acts as a trap. For a state to act 
as a RGC it must be able to localise electrons and holes. The parameters describing an 
RGC are related to the extrinsic lifetime by Schockley-Read-Hall (1957) statistics. For 
an RGC, density NT, of energy Br, this yields an expression for P; 
P= 
1 4.11 
rpo(n+n, ) + ro(p+pr) 
where nt = nie 
kT and p, = nie 
kT and Ej = Ei - kT In g to 
account for degeneracy (E; is the intrinsic Fermi level). 
We define the extrinsic lifetime as rpo =1 
a. N, 
4.12 
where vth is the carrier thermal velocity (= 3k/m) and a is the capture cross section, 
which can vary from "10-16 cm-2 for surface states to "10-10 cm-2 for Be. 
Hence, from 4.11 and the definition of tp (t) in 4.10 
I1 no + po + ep(t) 
rp r rpo(no +nr +On(t))+ r,, o(po +pr +Ap(t)) 
4.13 
There are three consequences of this expression that have important implications for the 
relationship between to MGS and tno, tpo: 
(i) Deep levels with Er near midgap will yield the maximum rate of recombination 
(assuming equal a and N). This effect is important for generation where the effect of 
states away from mid-gap drops off exponentially (see following Section). 
(ii) If there is an excess of holes (i. e. p-type material, po > no), then the recombination 
rate is I1muCU uy minority carrier (electron) capture rate, since v szi 
Therefore, -Tr=in, in the absence of trap effects. 
TnO(P+ Ptl 
, 
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AN) Tf_ and only if P=P. then r =T - cinre n =0 and r= 
n 
\---/ --f ---- -'--J --7 --I -. -' ....... -n -nu+ uu. vv t. t v ... w -n 
Pn? 
Proviso 
The forgoing is appropriate only when the deep state density N< < An, Ap. In 
the steady state i. e. G= 
An 
= 
Ap 
, then 
'= Ap. In the case where N, is large, 
rn rp rn An 
then tp#t,,, since charge neutrality requires that the number of occupied deep states, nt, 
is introduced (e. g. Ap=On+An,, for deep acceptors), therefore, tp#t,,. 
4.2.4 Generation 
It is appropriate to establish a formalism for tg. Net generation occurs usually 
in a depletion region i. e. where n, p=0. Since G= Pn; 2 and tg = n; /G then 
1 
=Pnf T8 4.14 
Taking the SRH expression for P (equation 4.11)and setting n=p=0 yields 
F_Ej F_Ec 
rg = rpoe kT + rpOe kT 4.15 
When E; = Et, then tg will represent the longer of the extrinsic lifetimes. For E1#E;, 
(provided that JE, - Ell > kT), tg will be longer than either tpo or tno, quite possibly by 
orders of magnitude. The link to recombination lifetime is, therefore, even more 
tenuous. This is illustrated in Fig 4.1. Note that tg samples a narrow region of the 
band gap only, and that Tr is more sensitive to mid gap states. 
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Fig. 4.1 Illustration of the sensitivity of generation (a) and recombination (b) lifetimes 
to midgap state energy level with respect to midgap. Both low and high 
injection conditions are shown in (b) 
The parameter Tg is of considerable practical importance for MOS devices and 
the reverse current of pn diodes. It is also occasionally quoted as the minority carrier 
lifetime in material quality studies, although, of course, this is rarely the case. The 
particular significance of Tg is that it is relatively easy to obtain a valid measurement in 
epitaxial layers (provided that a high quality dielectric is available), whereas measured 
values of Tr are often erroneous from thin layers. This will be discussed in section 4.6. 
4.2.5 Surface Effects 
The most important consideration for measurements of tr or t5, excepting the 
lifetime itself, is the effect of any surface (or interface, e. g. a pn junction). The 
recombination rate at a surface is likely to differ from that in the bulk, due to surface 
states etc. 
The surface is characterised by a constant of proportionality that relates the 
excess carrier concentration to the absorption rate. For hole concentration, p, with 
mean thermal velocity v, the number of holes per second impinging on unit area of a 
surface is vp/4. If r is the probability of reflection at the surface and S. the number 
emitted per second, then, in equilibrium, 
v4° 
= 
v4° r +Se , i. e. SS = 
v4° (1- r) 4.16 
In non-equilibrium, p= po+Ap , therefore, the rate of absorption of excess carriers 
per second, Sa, is 
So =4 (1- r)Op 4.17 
Thus, the constant of proportionality has unit ms-1 and is termed the surface 
recombination velocity, s. 
A system with bulk generation rate of excess carriers, Ge, is governed by 
61 
Dd20P=Ap +G dx2 z` P 
If the surface is at x=0, then two boundary conditions are: 
Op-4G, tp as x-->oo, and Da= sAp at x =0. 
This is readily solved to yield 
STpC 
xý 
Ap=Gzp 1- 
L+szp 
4.18 
, where L is the diffusion length, Drp . 4.19 
This has two consequences. Firstly, that the effect of the surface has exponential decay 
with characteristic length governed by the ratio x/L. Secondly, at the surface, if 
s> >D/L, then Ap(0)-+0 (i. e. total absorption), but for s< D/L, then Ap(0)-*G. tP 
(the bulk value). A normalised surface recombination velocity, S, is defined for 
convenience, S=L. So, S=O implies perfect reflection at a surface, S> >1 implies 
a perfect sink. 
It is clear that experimental techniques that are either unaffected by s, or that 
measure s, are highly desirable. This latter requirement is complicated by the fact that 
s can vary during an experiment. This is discussed by Rees, 1985, De Visschere, 
1986, and latterly by Correig et at 1990. The variation of s was observed 
experimentally in MOS capacitor measurements by Schroder and Nathansen, 1970. 
The effect of this during experiment was first noted as a correlation between high 
values s and apparently low Tg. The variation of s in transient measurements is hardly 
surprising from physical considerations: as an MOS capacitor is pulsed from 
accumulation to inversion, most surface R-G centres will be swept through theýFermi 
level, thereby emptying and filling at non-equilibrium rates. Since surface 
recombination can be described as SRH processes occurring via surface states, s must 
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vary considerably. This effect has been mitigated where possible in this study (see. 
Section 4.5.1). 
4.2.6 Trap Effects 
As further illustration of the potential difficulties in interpreting lifetime 
measurements, a brief outline of the influence of traps is useful. If a deep level is close 
in energy to a band edge then it may capture and emit to that band i. e. without 
recombination. Such a level is described as a trap. We are not concerned with trap 
concentrations per se, however, trap effects may result in an erroneous value for it 
experimentally. 
The general expression for decay processes in the presence of a significant trap 
concentration is unwieldy. Two simple cases illustrate the danger of ignoring trap 
effects. Firstly, when the recombination rate is much higher than the trap emission ('re) 
and capture (re) rates. Here, the free carrier concentration, n, can be written 
-t -r 
n= no 
Tn 
e Te +e sn 
zQ 
4.20 
The effect of this is illustrated in Fig. 4.2. Clearly, problems can arise if t < te ,r; 
so the short initial recovery rate (governed by t) may not be observed experimentally 
or may be attributed to a surface effect. 
-r 
If the trap density is high and 
1»1'1 
then n= n°e r- 4.21 
Tc Tn Te 
where rsuýn = r., 
L. Again, an exponential decay can yield a misleading value for 
c 
Tn. If the recombination and trapping rates are of the same order, then a non- 
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Fig. 4.2 Representative excess carrier decays with time in the presence of significant 
trap concentrations 
exponential decay results, which is easier to notice experimentally, but difficult to 
interpret. 
It can be argued that whether a decay rate is determined by trap effects or deep 
level recombination is unimportant in device operation: it is only necessary to know 
the characteristic decay time constant. However, for recovery governed by 4.20, the 
possible neglect of the initial rapid recovery can lead to predictive models that are at 
variance with real behaviour over the full range of operating conditions. For large trap 
concentrations, yielding the decay of 4.21, a relatively slow decay, i. e. T,, < T,, may 
obscure deep level contamination which could otherwise be reduced. 
4.2.7 Defects, Deep Levels And Doping 
The relationship between defects and R-G centres have been extensively studied. 
Despite the vast literature on the subject, however, there are many examples of 
conflicting evidence about the role of point and extended defects (some of which were 
due, in early studies, to residual metal contamination). Some of the most effective 
experimental approaches are the SEM based techniques such as electron beam induced 
current, EBIC, reviewed by Ravi 1981, and capacitance transient techniques, e. g. 
DLTS. A review of this field is beyond the scope of this study. The difficulty of 
attributing R-G centres to a particular source was discussed in Chapter 2. In this study, 
no attempt is made to firmly associate a lifetime with a particular defect or 
contaminant. 
Experimentally, the highest values of r, are found to be approximately constant 
for Nd, a < 1016 cm-3 and to decrease monatonically with doping concentration above 
this value, largely due to Auger effects. Fossum and Lee 1982 have modelled the 
highest reported experimental values of Tr as a function of doping density by assuming 
a single acceptor-like defect. Although this modelled the lifetime results, there is little 
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experimental evidence for such a dominant defect, for instance, two donor-like defects 
have been reported in high quality substrates by Yau and Sah, 1974. 
4.3 PREVIOUS WORK 
To the authors knowledge, no systematic study of lifetimes in as-grown MBE Si 
as a function of growth parameters has been reported. There are, however, a number 
of reported values of rr and tg, although the distinction is occasionally not made. A 
brief summary of these values is given here, as are all available growth and 
measurement details. It is not sensible to be dogmatic about what constitutes good or 
bad material quality. However, to put these values in context, measured tg in 
polysilicon are of the order of nanoseconds, in Si on insulator around 10 ns, in 
substrates generally Z10 its, in gettered devices some 10's of milliseconds, while the 
maximum value of 'Cr in Si is approximately 1 ms. High temperature processed devices 
are expected to yield tg of 100 µs. 
Generation lifetimes have been measured using MOS capacitors by Ota 1983, 
Peaker et al 1986, and Liu 1988. Ota used high temperature oxidation (1050C 60 
mins) to form the dielectric and observed tg=15 ps in both MBE Si (T, =850C) and 
CVD grown Si. This uniformity might suggest tg defined by the oxidation process 
(note the use of an approximate analysis that neglects surface effects - see section 
4.4.2). Peaker et al also used high temperature oxidation and uniformly measured 
tg=30 ns in MBE Si supplied by various growth centres. DLTS results taken prior to 
oxidation had predicted tg from 18 ns to 1 µs. Again, high temperature oxidation 
would appear to be influential. Liu measured a tg =20 ns in Si, grown by MBE, 
which was later found to contain Ta at 3x 1016 cm-3, Cu at 3x 1015 cm-3 and W at 
3.4 x 1014 cm-3. No further details are available. 
65 
Generation lifetimes have been inferred from pn diode leakage currents by Ota 
1983 and Becker and Bean 1977. Ota used high temperature processing to form the 
diode, in an n- epilayer, comprising both B diffusion and steam oxidation, and found 
Tg=70 µs. Becker and Bean measured Tg=100 ps from unpassivated pn diodes with 
the junction formed at the epilayer(p)/substrate(n+) interface. (No further details of 
diode formation are given. ) The interface region, therefore, was within the depletion 
region and will contribute to generation. Both of these measurements assumed the 
reverse current to be given by qni 
Xg 
Recombination lifetime measurements have been reported by Grivitskas et al, 
1988, and Higashi et al, 1990. The former used a transient grating technique to 
separated the SRH lifetimes from Auger effects and found Tr=0.5 ns and 10 ns in 
heavily doped (1010 cm-3 and 1017 cm-3 respectively) Si grown in a V80. The latter 
reports continual monitoring of r,, in as-grown Si, by placing the sample in the 
magnetic field of an inductor forming part of a resonant circuit. An excess of minority 
carriers is introduced by optical stimulation from a strobe lamp, the phase shift 
resulting in the circuit is then measured as a function of time. They report trS100 ns, 
in Si (T, = 750 C) grown after an Ar sputter substrate clean, and rr of 50 to 200 µs, in 
Si (T. = 750 C) grown after an ex-situ HF substrate clean. Rotation was reported to 
"kill the lifetime", even without the Ar sputter clean: the longer lifetimes were found in 
Si grown without rotation. Note that a Ta heater was used in these growths. Sample 
processing, comprising implantation and activation anneals, is reported to either reduce 
'Cr to 100 ns, or to have no effect, depending on the processor. Surface effects are 
neglected: the author suggests that an HF dip is adequate to eliminate surface effects. 
It is not clear why the problems of minority carrier diffusion to the interface and the 
substrate are not factors in these results (the 1/e carrier decay length for tr=250 ps is 
of the order 100's of microns, see the Section 4.6). 
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It is clear that measured lifetimes in MBE Si vary over at least three orders of 
magnitude. It is stressed, that the thermal history of a sample prior to measurement 
may alter the lifetimes, by orders of magnitude. The roles of gettering - which may be 
intrinsic - and post growth contamination, in the values measured in MBE Si, may be 
important. As previously mentioned, effective gettering can increase Tg by at least 
three orders of magnitude. However, no effective gettering process has been reported, 
that is compatible with low dimensional structures. Lifetimes in as-grown Si, 
therefore, where reported, are generally similar to those found in highly disordered Si, 
with the exception of material grown by Bell Labs (Higashi, Becker and Bean), which, 
it appears, can be of high quality, although it is not clear why this is the exception. 
There is clearly a need for systematic measurements of lifetimes in MBE grown 
Si, since lifetimes of 10's ns are not adequate for commercial exploitation and indicate 
serious problems with some aspect of MBE growth that must be rectified, if possible. 
4.4 GENERATION LIFETIME - EXPERIMENTAL TECHNIQUES 
4.4.1 Introduction 
It is apparent that, from the previous outline of recombination generation 
theory, the accurate experimental determination of lifetime requires great care. This is 
particularly true for measurements of r, in epitaxial layers (see Section 4.6). The 
generation lifetime, r,, is much more straightforward to measure since generation will 
occur in a depletion region, which may be readily confined to the epilayer. Thus, 
techniques developed for bulk material can be directly applicable to MBE Si. 
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4.4.2 Capacitance Transients 
The extraction of Tg from MOS capacitor measurements was elucidated by 
Zerbst, 1966. The theory of the MOS capacitor was outlined in Section 3.5.2. If the 
capacitor is biased to accumulation, then pulsed into strong inversion, the depletion 
width, W, that results will be initially greater than the equilibrium depletion width, Wf, 
in order to compensate the gate charge. The relaxation of the depletion width to 
equilibrium can be observed as a function of time - the capacitance transient (C-t). The 
restoration of equilibrium occurs primarily by the generation of electron hole pairs in 
the depletion width. Minority carriers are swept to the Si/Si02 surface (by the field in 
the depletion region) and enter the inversion layer. Majority carriers are repelled out 
of the depletion region and either contribute to the current flow in the external circuit 
or neutralise ionised impurity atoms to reduce W. Fig. 4.3 a&b. 
At any point, the charge on the gate Q. must be compensated by the charge in 
the Si due to inversion, Qi,,,,, and depletion, so 
Qg = Qinv + gNaW 4.22 
and by Gauss's law Q8 = CO 
r Vg - 0s / 4.23 
Equating 4.22 and 4.23, (with V. constant for t2: 0) we can differentiate to find an 
expression for the transient. 
- 
dis 
_ 
dQ v+ dW CO 
dt dt qN° dt 
4.24 
Now 0., = 
qN, W2 and, including surface effects , 
dQ"° 
= 
qn; (W 
- Wfý + qn; s 2eoe, 3 dt 2 r8 
So 4.26 becomes 
dW 
qNQ + 
Cog1VaW 
=ýn; 
(W 
- Wf) - gns dt CO Es 2 Tg 
4.25 
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Fig. 4.3 The generation process and charge distribution during a capacitance transient. 
CI _11_ ný 11 If W= eosS -J, then this yields Co dC ---+n; s c Co C3 dt No rg C Cf 60 ssNQ 
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C2 0 
-dc= 
2n; Co 1+ 
2cOZn'S 
d1 z8 Na C. f 
(Cf 
C) esLax Na 
4.26 
4.27 
/2 
dl 
c 
versus -1 will yield gradient This is the Zerbst equation. A plot of \yg dt 
CC 
proportional to 1/tg, intercept proportional to s, with all other parameters known. 
There are two important features of this equation. The first relates to the length of the 
transient, the second to the separation of bulk and surface effects. Neglecting surface 
effects, and solving 4.29, (setting C=Cf), yields length of transient tr = 
na CO g. af 
For N$=1016 cm-3, this gives a measurement time of -106tg. So, the range of tg that 
might be encountered -1 ns to 10 ms - gives measurement times greater than 
milliseconds; thus, the C-t can be readily measured with relatively simple equipment. 
The importance of the separation of surface and bulk effects has been made clear in the 
theory section. 
Two practical problems with the Zerbst analysis have been proposed. The first 
is the need to differentiate the transient; this, however, is no longer prohibitory as a 
result of modern computer power. The second problem is the length of transient in 
high quality Si, which can be up to an hour. A number of mathematical 
approximations of the Zerbst analysis have been developed in an attempt to overcome 
this difficulty. (See for example Heiman, 1967 or Huang, 1970). An excellent critical 
review by Kang and Schroder illustrates that such simplifications can yield measured tg 
that are in error by up to an order of magnitude - largely due to the neglect of surface 
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effects - even for a high quality Si/SiO1 interface with s=0.3 cros-t. This review also 
assesses many of the optional MOS lifetime measurement techniques e. g. measuring 
current and capacitance simultaneously, using a linear ramp voltage etc. A full 
discussion of these would be lengthy and could add little to the aforementioned review, 
which is recommended. 
The only difficulty presented by the Zerbst technique for MBE structures is the 
need for an oxide. As discussed, the growth of a high temperature oxide may well 
alter tg either by introducing contamination or by initiating intrinsic gettering. High 
temperature oxides are not a practical option for MBE grown structures due to the 
effect of high temperatures on abrupt dopant profiles or strained alloys. 
In this study, for the first time, low temperature oxides were used: specifically, 
the plasma enhanced oxide grown at Liverpool University. Subsequently, 0.25 mm 
diameter Al contacts were formed by evaporation through an alumina mask, which was 
not in contact with the sample. These contacts were given a ten minute 400 C post 
metallisation anneal in forming gas. Note that this represents the highest post growth 
thermal budget for the samples. Approximately 100 capacitors were formed on each 
substrate. These were probed using a Wentworth probe station. 
High frequency (1 MHz) and quasi-static C-V plots were obtained using 
equipment and software supplied by Liverpool University. Pulsed MOS transients 
were recorded using a Boonton 72B capacitance metre, with a response time of 50µs, 
and a Tektronix 2430 oscilloscope, Fig. 4.4. The data was down loaded to a PC, 
converted to ASCII format and then manipulated using Jandell software, Sigma Plot. 
This manipulation comprises capacitance normalisation to Co, plotting (Co/C)2 versus t, 
fitting the data to a polynomial, manual differentiation of this polynomial, then Zerbst 
plot generation. This process is illustrated by Fig. 4.5. Note that the use of a 
polynomial for fitting does not force an exponential form on the data. Also, that no fit 
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was accepted with correlation coefficient less than 0.99. Any linear region in the 
Zerbst plot, therefore, can be considered a true reflection of the data. 
4.4.3 pn Diode Measurements 
The Zerbst technique allied to a low temperature oxide allows measurements of 
tg with the minimum post-growth processing and thermal budget. However, the need 
for a high quality oxide and large area capacitors renders it unsuitable for monitoring 
VLSI processed samples. To overcome this deficiency the author chose the pn diode as 
a suitable structure for the measurement of tg (and, more importantly, tr) in processed 
structures. This section discusses ways of extracting tg from diode measurements. 
As previously stated (Section 3.6.5) the reverse current of a pn diode may be 
written 
Jr=Jdiffusion + Jgeneration' where JgenerationaW0CV1/2 
(Note that multiplication current effects are avoided, in this study, by analysis at 
Vr<V(breakdown)/3). Thus, from IV data, a plot of Ir versus V1/2 should yield 
straight line with gradient gnjA/tg, so T9 may be found. However, a surface term, 
Jsurf, must be added to this (as the extreme case shown in Chapter 3 demonstrated), 
Isurf=gnisAB 
, where As is the surface area. For square diodes, side L, therefore, the 
three components of Ir are Idiffusion (oCI. 2) , (generation 
(ocL2, W), and 'surf (ocL). So, 
measurement of an array of diodes of different areas will enable the presence of 
significant surface currents to be confirmed, i. e. a plot of Ir(V) against L2 will yield a 
straight line in the absence of surface currents. 
In light of the previous results, indicating significant surface effects, mask set 
Eµ 931 includes diodes of side in the range 120 to 300 µm, for this purpose. This, 
however, does not readily yield tg in the presence of high, and possibly varying, 
surface currents, i. e. non-linear I(V) versus L2. Further, for high quality devices (tg 
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> 100 µs) and, therefore, low Jge11, the diffusion current cannot be neglected, even 
though it will be a constant. As Schroder, 1984, has demonstrated, order of magnitude 
underestimates of Tg can result from a straightforward analysis of the reverse current 
measurements in high quality material. A solution to this latter difficulty (and the 
former, for relatively small Jsurf) is to create a plot analogous to the Zerbst, i. e. of Ir 
versus W (in the Zerbst plot Cf/C-1=W-W f). This necessitates a CV measurement and 
slightly more analysis than required from the usual pn diode measurement, but has the 
distinct advantage that the correct value of Tg may be obtained over a wide range of 
material quality. 
In order to find W (V), a high frequency capacitance measurement must be 
performed which will yield a linear 1/C2 versus Vrev plot, provided that C is dominated 
by the depletion capacitance. For a one sided abrupt junction 
Cdep -SD T(Vbj-V)-2 and 
(Vb, - V) - 2J so, W- Lp 2l U 
4.28 
4.29 
W(V) = 
esA 
, which is, of course, the capacitance of a parallel plate capacitor. 4.30 Qv) 
Thus, we need only plot I, versus e8A/C to obtain a quasi Zerbst plot for the pn diode. 
IV measurements were performed using two measurements systems in this 
study: the first constructed by the author and latterly, an HP Parameter Analyser. The 
former system was controlled by a BBC Master computer with software written by the 
author. Difficulties due to ammeter input impedance effects were encountered with the 
first arrangement -a Keithley 485 picoammeter in series with the test device - which 
resulted in significant loading of the diode. The current was therefore measured using 
a 100 0 standard resistor in series with the device, the voltage being measured with a 
Keithley 181 nanovoltmeter. Devices were probed using a Wentworth probe station. 
72 
The aim of these lifetime studies was to provide room temperature values. However, 
some low temperature measurements were taken on packaged diodes as discussed in 
Section 3.6.5. These were performed in a liquid N: bath cryostat constructed by the 
author. The temperature was monitored by a thermo couple and the heater unit, also 
constructed by the author, based upon a Eurotherm 820 temperature controller. The 
cryostat was rotary pumped to 10-2 torr, then continually purged with gaseous He. An 
ingenious He non-return valve -a beaker of water - was adequate for most of these 
measurements. However, a cryo-pumping effect, combined with unstable He flow, 
dramatically led to the abandonment of this cryostat, which was replaced by a closed 
cycle system described in section 5.3.2. 
For completeness, the gated diode is mentioned as an option for r, 
measurements. This structure and lifetime measurements that may be derived from it 
are fully discussed by Grove and Fitzgerald, 1966. Whilst this is an attractive 
technique, it requires both diode formation and a high quality oxide. This was felt to 
entail an excessive process burden in the early stages of this study. It may, however, 
prove to be a useful technique as low temperature oxides become more widely 
available. 
4.5 GENERATION LIFETIME - RESULTS AND DISCUSSION 
4.5.1 Zerbst Analysis 
The author has designed and measured two sample sets using MOS capacitors. 
The first set was grown in the V80, the second in the V90S (after modifications had 
been made to the Si source designed to reduce metal contamination). This first (V80) 
sample set provided some useful information, but was not wholly satisfactory due to 
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oxide breakdown problems: these limited the statistical validity of the study. The later 
V90S results will be discussed in greater detail. 
4.5.1.1 V80 Grown Si 
The first sample set consisted of 6 epilayers grown at TS of 500,600,650,700, 
750 and 800 C. Growth order was randomised with respect to T. and a p- substrate, of 
nominally same doping concentration as the epilayer, was included in the sample set as 
a control. The epilayers were B doped, nominally 1016 cm-3, to overcome the n type 
background doping and were grown on 3" Czochralski p+ substrates. The equilibrium 
depletion width of an MOS capacitor biased into an inversion with this doping level, is 
0.3um. The epilayer thickness was chosen to be 1.5 um. This it was hoped, would 
potentially allow lifetime profiling of the epilayer up to the substrate/epilayer interface 
by increasing the deep depletion pulse. Note that it is possible to find zg in the case of 
non-uniform doping concentration (Miyake and Harada, 1981), e. g. in the B interface 
spike. The extent of deep depletion will be limited by the oxide breakdown field. 
Oxides of 600 nm thickness were grown at room temperature by plasma enhanced 
oxidation. 
Ellipsometry measurements (by SF Wang of Liverpool) revealed oxide 
thicknesses in the range 575 to 620 nm, with maximum variation across a substrate of 
5%, and refractive index 1.48 ± 0.03. High frequency CV measurements, Fig 4.6 
yielded the result that the doping concentration in the epilayers was less than the 
nominal 1016 cm-3, ranging from 1.5 to 4.6 1015 cm-3. The control substrate had 
doping 1.5 x 1016 cm-3. Quasi static C-V revealed mid-gap interface state densities 
typically 8x 1011 cm-2. These relatively high values were also found on the control. 
More problematic were the oxide breakdown fields which range from 4 MV to only 0.2 
MV cm-1 which corresponds to V. of 12V. This breakdown could be catastrophic, 
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Fig. 4.7 (a) and (b). This represents a considerable restriction on depth profiling. The 
relatively poor oxide quality is considerable worse than any previously grown at 
Liverpool and was similar on the control. It is thought probable that this resulted from 
surfacial contamination introduced during transport of the epilayers. Unfortunately, no 
clean room chemical clean facilities were available at Liverpool. 
The capacitors were pulsed from inversion into deep depletion with gate pulses 
of between 4 and 15V. The observed transients fell into two categories. These are 
illustrated in Fig 4.8 (a) and (b). Category (a) behaviour was seen from all capacitors 
formed in the epilayers grown at 500C and 750C. The other samples yielded Category 
(b) type behaviour. A general description and assessment of this behaviour is useful 
before attempting quantitative analysis. Category (a) behaviour is a very rapid C-t 
response, where the initial capacitance is anomously low (for these Na and Vs), and in 
a form that yields non-linear Zerbst plots. Category (b) behaviour can be described as 
the expected MOS C-t response for low voltage pulses, but exhibits a distinct two-stage 
response for higher voltage pulses, the first stage being a very rapid capacitance 
relaxation. 
What is the cause of the two stage (Category b) behaviour? There are three 
possibilities; field enhanced generation, depletion into the interface and oxide 
breakdown. This first, field enhanced generation is the effect whereby the applied E 
field distorts the potential well at a MGS, Fig 4.9 (a), and lowers the barrier to 
thermionic emission. This can increase the generation rate, G, to a field dependent 
value G(E) = Goe/T and, so r8 (E) = rgoe9ý/T 4.33 
ý3 It follows that In rg(E) = In zgo + kT 'r6ocr 
4.34 
This process can be confirmed, therefore, by plotting lnsg versus , /E. No useful 
Zerbst plot could be obtained from the two stage behaviour, but, by inspection of the 
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Fig. 4.9 (a) Barrier lowering at a midgap state due to an applied E field. (b) Equivalent circuit for an MOS capacitor in strong inversion. 
C-t, it is clear that this dependence is not dominant, so field enhanced generation 
cannot be the sole cause of the effect. 
If the depletion width were to extend into the epilayer substrate interface (and 
the associated B spike), we might expect a low lifetime. This would tend to offset the 
increase in transient time resulting from the higher doping concentration. The initial 
rapid relaxation of depletion width seen in this study would imply a very much lower 
lifetime at the interface than in the bulk - at least three orders of magnitude lower. 
This is not inconceivable. However, increasing the pulse width further would result in 
a small decrease only of C, because in a high doped region only a small change in 
depletion width would be required to compensate the increase in gate charge. Further, 
the depletion width is 1.2 gm at 10V deep depletion, according to theory, which is still 
less than the epilayer thickness. Therefore this explanation is considered improbable. 
The most likely explanation is oxide breakdown. 
The equivalent circuit of the MOS capacitor in strong inversion is shown in Fig 
4.9 (b), where R is the parallel effect of resistances associated with minority carrier 
diffusion current and charge exchange at the interface. This circuit reduces to 
C(depletion) for Co> > C(depletion) and for R, co-boo. Oxide breakdown is equivalent 
to placing a further resistance in parallel with C0, thereby lowering the total 
capacitance. The rapid restoration of capacitance is then due to transient RC discharge. 
The values of gate pulse at which this effect occurs, are consistent with the measured 
oxide breakdown voltages. This is also consistent with the rapid, and non-ideal, C-t 
response (Category (a) behaviour) obtained from the epilayers at 500 and 750C which 
exhibited consistently low oxide breakdown voltages. The evidence suggests that oxide 
breakdown is the cause of the observed behaviour. 
This problem greatly restricted the depth profiling that could be achieved. 
More importantly it also restricted the number of capacitors from which linear Zerbst 
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plots could be obtained and therefore, limited the statistical significance of the results. 
For the case of two epilayers no valid results could be obtained at all. 
The lifetime measurements from C-t's without oxide breakdown (i. e. for Vg< 
10V) are shown in Fig 4.10. No dependence of 2g on T, can be confirmed from these 
results for T, in the range 600 to 800C. The epilayers have rg of approximately 200 
ns, which is one order of magnitude lower than the control substrate subject to the same 
post growth processing. This value (200 ns) is less than that generally considered 
acceptable for commercial Si devices, but is not orders of magnitude lower than the 
ungettered control substrate. The absence of T, dependence is not that predicted by the 
previous DLTS study of V80 grown Si (Sidebotham et al 1988), which would predict a 
decrease of lifetime as T, is lowered from 700C to 6000: such a decrease is not 
confirmed from this data. It is highly unfortunate that the layer grown at 500C yielded 
no valid result. Doubts remain regarding the statistical validity of these lifetime values, 
but these results indicate that previously obtained very low values -10 ns are not 
inherent to MBE growth. 
4.5.1.2 V90S Zerbst Measurements 
Five Si epilayers were grown in the V90S system to a thickness of 2um at a 
growth rate of 0.3nms-1, with T, in the range 500 - 700 C. These layers were B doped 
at a nominal concentration of 2x 1016 cm-3 and grown on 4" p+ substrates. No ex-situ 
cleans were employed. Two p-type, 10 Ccm Czochralski, back-damaged substrates 
were used as controls, one of which was subject to transport around the MBE system 
and to the in-situ pre-growth flux clean, but no Si was deposited. These epilayers and 
the two control substrates were then oxidised at 1000 via RF plasma oxidation to 
produce a 500 nm oxide. The growth orders of both the Si and SiO2 were randomised 
with respect to T8 and to each other (see Table 4.1). 
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T8 /C 500 550 600 650 700 Control Control 
A B 
Wafer I. D 31 33 29 32 34 35 ------ 
24 series) (loaded) 
Na /cm-3 1.20 0.92 1.26 2.00 1.1 0.15 0.3 
X1016 
Dit /cm-2 4.7 2.9 1.6 5.2 1.3 3.7 3.5 
x 1011 
Tg(mean) 0.65 1.92 0.17 0.09 1.83 25.0 6.15 
/ AS 
an-1 0.29 1.16 0.11 0.05 0.38 5.3 2.62 
s (mean) 8.3 17.4 14.3 5.2 4.6 2.3 1.3 
/cros-1 
Dislocation <40 `80 -50 -50 "70 
/cm-2 
s-pits / 1x104 5x103 8x103 7x104 3x104 
cm-2 
Table 4.1 Parameters derived from MOS capacitor measurements and defect etching 
from Si grown in the V90S and control substrates. 
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Fig. 4.10 Generation lifetimes as a function of growth temperature measured in V80 
grown Si. 
After oxidation, each sample was cleaved into quarters, one of which was 
annealed at 700 C for thirty minutes, another at 1000 C for fifteen seconds in an inert 
ambient. The first anneal represents the near-maximum anneal permissible for SiGe 
structures, the second is the implant activation anneal. Both anneals were carried out at 
the EMF to replicate anneal conditions during processing. 
Subsequently Al contacts were formed, then CV and C-t data taken. After 
electrical analysis, a portion of each layer was stripped of oxide in HF and then 
Schimmel etched for defect reveal. The high frequency CV measurements confirmed 
doping levels of 1.5 x 1016 cm-3 ±5x 1015 cm-3 in the epilayers: quasi static CV 
revealed D; 1 of 2x 1011 cm-2 ±1x 1011 cm-2. By comparison, these act as dual 
frequency CV measurements and confirmed the absence of series resistance effects 
(these effects can otherwise lead to appreciable error). Oxide breakdown occurred at E 
fields in the range 4 to 8 MV cm-1. 
The C-t measurements were taken by pulsing from inversion (Vg = 4V) to deep 
depletion. This, rather than pulsing from accumulation, was designed to mitigate 
against the variation of surface recombination velocity during the transient. This 
technique allows surface equilibrium to be reached in inversion, but requires previous 
measurement of Co. Work by Schroder and Nathansen, 1970, highlights the possible 
errors from lateral depletion about the contact. This is expected to be negligible for 
this case with contact diameter much greater than the depletion width. 
4.5.1.3 Results 
The Zerbst plots all yielded good straight lines from which Tg and s could be 
extracted. Examples of C-t's are shown in Fig 4.11 (a) and the resulting Zerbst plots 
in Fig 4.11(b). There are two regions of non-linearity: at high C/C-1 (t=0) due to 
surface generation, and at low CVC-1 as equilibrium is approached and the condition n, 
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Fig. 4.11 (a) Capacitance transients and (b) the resultant Zerbst plots from a control 
substrate (i) and V90S grown Si (ii). 
p< ni is not met. These regions of non-linearity are reported by many authors (e. g. 
Zerbst, 1966). The surface generation induced non-linearity was seen in approximately 
one fifth of the transients taken and was not associated with a particular epilayer, but 
rather, specific capacitors; indeed, they also occurred on the controls. Values of s 
were below 50 cros-1: there was no correlation between high s and low Tg on any given 
sample. This suggests that variation of s during the measurement was negligible. 
The mean lifetime is shown as a function of To in Fig 4.12, where the bars 
represent the range of values obtained from each sample, not the error in the 
measurement. Repeated measurements on a specific capacitor yielded 10% variation 
about the mean value, which can be taken as the measurement and analysis error. 
Depth profiling for Tg, by increasing the pulse width, AVg, was limited by oxide 
breakdown. However, AVg in the range 2V to 9V revealed approximately constant Tg, 
although its variation of 25% was greater than that obtained from repeated 
measurements at fixed AV.. The large range of Tg represented by the bars result from 
variations from capacitor to capacitor across each sample. Again, no consistent lateral 
trend was observed, so this, presumably, is the result of an inhomogeneous distribution 
of defects in the epilayers. (Note that the controls yielded more consistent values of 
Tg. ) 
The results taken from the annealed samples are shown in Fig 4.13. Within the 
observed variation across any sample, we must conclude that the sg is unaltered by 
either anneal. 
The most striking result is the strong dependence of tg on T, a minimum of 
90 ns being found at T3 = 650C, which is at least an order of magnitude lower than the 
highest values. This is unexpected and could merely reflect a random variation of 
material quality or oxide induced contamination. To test this possibility, two further 
sets of three epilayers were grown - one set in the same growth series as the original 
data, the other in a subsequent series. Each set consisted 2 pm epilayers, B doped at 
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Fig. 4.13 The effect of two anneals on the generation lifetimes in V90S Si. (The 
unannealed data is repeated from Fig. 4.12 for comparison. ) 
1016 cm-3 as before, with T. equal 530,600 and 700C. To these were added two 
further control substrates. Oxidation was performed on all eight samples consecutively, 
but in a random order with respect to T,. No anneals were employed. The results are 
shown in Fig 4.14. We believe that the reproducibility of results from these three 
sample sets confirm that tg is a strong function of T, - with order of magnitude 
variations - and has a minimum value at T, of 600 to 650C (at a growth rate of 0.3 
nms-1). 
Defect etch results are also shown in Table 4.1. Very little variation between 
the samples was observed. Dislocation densities are low, less than 50 cm-2, and the 
dominant defects are s pits in the range of 103 to 104 cm-2. No stacking faults were 
identified, these being normally characteristic of high temperature processing e. g. 
steam oxidation. 
4.5.1.4 Discussion 
The highest lifetimes found in this study, at T, =550 and T, =7000, are of the 
same order as those found in control substrates, although between two to five times 
lower. The lifetime found in the control substrates indicates that no significant 
degradation of lifetime is introduced through substrate loading and pre-clean 
procedures. The T, dependence is strong and is not equivalent to that observed from 
Zerbst studies on V80 grown Si (nor that expected from DLTS studies of. V80 grown 
Si). The 1000 C implant activation anneal has not altered this dependence, nor has the 
700 C 30 minute anneal. This latter anneal represents the thermal budget for 0.5 um 
growth at the highest T, in this study. This Zerbst study sampled the material quality 
of the Si epilayer from 0.3 pm to 1.0 tm below the surface. If the T. dependence 
were the result of solid state diffusion effects, then, by replicating the diffusion during 
growth of the sample grown at T, =7000, this anneal would tend to smear out the 
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relationship between growth temperature and rg. Therefore, this result suggests that 
the T, dependence is a growth related effect. The defect concentrations are 
approximately constant with TS, which suggests that the tg dependence is not related 
entirely to crystalline defects. 
It is possible that the T, dependence is metal related, particularly since the 
dominant defects are s-pits. By comparison with the T, dependence of B solid 
solubility concentrations (Chapter 2), it is clear that impurity 
incorporation/precipitation at the growth surface can have a complex dependence on T,. 
However, it is noted that B substitutional incorporation is a minimum at mid range T,. 
If metal incorporation had a similar minimum, it would imply that the lifetime is 
dominated by metals on interstitial sites, or in complexes, rather than on substitutional 
sites. This would be surprising. However, B is smaller than Si, many metals are 
larger, this may be relevant to the incorporation kinetics as suggested by Pindoria et al, 
1991. This speculation pre-supposes metals as the dominant RGC and that the rate of 
arrival of metal at the growth surface is constant. Therefore, in the absence of further 
corroborative evidence, it must be concluded that the cause of the T. dependence 
remains unknown. 
Stop Press 
A broad feature at mid gap energies has been observed (by Brighten, 1993, 
using boxcar averaging DLTS), in Si grown by MBE in the V90S at a similar time as 
the Zerbst samples. This state, by virtue of its position in the band gap, could be 
considered the dominant RGC in a study of Tg. The behaviour of this state is complex 
and no capture cross section could be found, so, no lifetime can be inferred. Although 
no firm attribution is made, it is suggested in this study that this might be a dislocation 
related defect. However, it is difficult to reconcile this with the low dislocation 
concentration observed in the Zerbst study. In order to gain further evidence regarding 
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the T, dependence, the supplementary Zerbst sample set of three epilayers (taken from 
the same growth series as the original V90S Zerbst set), was prepared for DLTS 
analysis. The Al and oxide were stripped in HF, the samples were then RCA cleaned 
and TiAl Schottky contacts prepared, as described in Chapter 3. Despite four attempts, 
no adequate Schottky contact could be produced on the sample grown at T, 600C, i. e. C 
g= 
30 ns. The IV characteristics of the three samples were shown in Chapter 3. This 
is further conformation that problems encountered in forming Schottky contacts, to 
MBE Si, are primarily associated with material quality. This limits the information 
that can be gained from the DLTS analysis regarding the T, dependence. The DLTS 
analysis is being undertaken for the author by Jan Peters at Bio Rad using a digital 
DL4000 Fourier Transform spectrometer. Unfortunately, this study was not complete 
at time of writing, but preliminary measurements indicate that the total MGS 
concentration is an order of magnitude higher in Si grown at T, =530 C than at T, =700 
C (which is roughly in accord with previous work). The apparent contradiction 
between this result and the Zerbst study, however, may yet be resolved. The resolution 
and sensitivity of this DLTS system are higher than of boxcar averaging systems and 
preliminary results indicate there may be at least three separate MGS, of similar 
concentrations, at mid gap energies. An explanation of the discrepancy between the tg 
versus T, dependence and DLTS studies may be contained within this observation. It is 
worth reiterating that the effect of a MGS in RG processes is not only exponentially 
related to E, , but to the capture cross-section, so even MGS present at similar 
concentrations can make very different contributions to tg. 
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4.5.2 pn Diode Measurements 
Pn diode reverse capacitance and current measurements have been made on V80 
Si epilayers grown at TS=700 C and on V90S epilayers grown at a range of T. These 
latter structures differ from those of the Zerbst analysis sample set in important ways. 
Firstly, the epilayers are grown on 3" substrates; thus, an RCA clean has been 
employed prior to growth. Secondly, the first 200 nm of Si is Sb doped, to diminish 
the effect of the interface; thus, these n type regions were grown at 750 C, before TS 
was ramped to the required value during growth of the B doped region. 
The first study, on V80 material, yielded evidence of strong surface effects, 
described in section 3.6.5. A simple analysis provides a lower limit of Tg even in the 
absence of a linear IroxVrt/2 dependence. By assuming that the reverse current (below 
18v, which is the onset of a large saturated current) is entirely due to generation 
current, a comparison with theory yields a lower limit of Tg--10 µs. This value is 
significantly higher than that measured by Zerbst analysis, or that extrapolated from 
previous DLTS studies on V80 Si (predicted Tg `1µs). It is possible that the processing 
has had a gettering effect. However, the surface effects prevent a thorough 
investigation. 
The second study, on V90S material, consisted of IV and CV measurements on 
the structures shown in Fig 4.15. These were processed at the EMF using mask Eu 
931, with final passivation provided by an ECR oxide. The diodes have been reversed 
when compared to the V80 structures i. e. the low doped side is the upper layer. This 
was considered necessary for recombination lifetime studies to be discussed later. 
Representative 1/C2-V, Na -W and I versus W plots are shown in Figs 4.16 and 4.17. 
The linear dependence is typical and indicates that surface effects are negligible. The 
lifetimes were extracted from these data using the quasi Zerbst plot of Fig 4.17. The 
generation lifetime is shown as a function of T. in Fig 4.18. The TS dependence seen 
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dependence seen in the V90 Zerbst study, i. e. with minimum processing, is not seen in 
these samples and the lifetimes are generally lower. Either these epilayers exhibit a 
random variation of electrical Si quality or the substrate clean is of paramount 
importance, or, more likely, processing has introduced deep states. The control 
substrates also have widely varying, and generally low, Tg, which supports the latter 
hypothesis. 
These results do not, it is suggested, reflect the quality of MBE grown Si. This 
is further confirmation that material quality studies can be highly dependent on the 
history of the MBE grown structure. Evidence has been presented that the anneals 
used in these processing schedules do not significantly alter Tg; however, this result 
will be critically dependent on furnace cleanliness. Continual monitoring of process 
steps, during processing of MBE test structures, will, of course, be as important as it is 
for commercial bulk Si applications. The pn diode is a relatively simple structure that 
may suitable for such monitoring, but also has greater significance for Tl studies (see 
following Section). 
It is worth noting that the values of Tg derived from pn diode measurements 
assume, as is usual, that generation occurs throughout the full depletion width of the pn 
diode. Calzolari and Graffi, 1972, and then Braun and Grimmeiss, 1973, have shown 
that generation only occurs in a fraction of the depletion width. This fraction being 
dependent on the relative positions of the quasi Fermi level (thus bias voltage), and the 
mid gap state energy level. The true generation rate, therefore, is higher - and so Tg 
lower - than that derived assuming uniform generation in the full width. This implies 
that IC is not a constant. However, I versus W plots from this study were generally 
linear and the application of this correction is not trivial, so the usual assumption is 
used. Zerbst analysis, in contrast, assumes generation only in the non-equilibrium 
depletion width (W-Wf). A comparison of lifetimes measured on the same sample by 
these two techniques would be both interesting and informative. 
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4.6 RECOMBINATION LIFETIME TECHNIQUES 
As has been shown, rr is more sensitive to MGS than rg . It is also more 
difficult to determine in epitaxial layers. An excess of minority carriers will diffuse 
throughout a structure and, therefore, may be subject to four recombination rates; at 
the surface; at the epilayer-substrate interface; in the substrate and, of course, in the 
epilayer bulk. Any useful technique must either account for, or eliminate, these 
considerations. It must also be able to measure lifetimes that can vary from 100 ps to 1 
ms. Measurements of rr have been made in the course of this study, but are believed to 
be erroneous (although lower limits may be obtained). This discussion will, therefore 
be brief and will focus upon the identification of a useful technique for future studies of 
Tr. 
There are a plethora of methods for finding Tr in bulk material, which reflects 
the difficulty of so doing. These are well reviewed by Orton and Blood, 1990. Under 
low injection, it has been shown that the decay rate of excess carriers is exponential and 
is characterised by a diffusion length, L= Dr, , where D=g(kT/q). Note that, here, 
p is the mobility of minority carriers, ELmi1. Although there is some debate about the 
value of µm11 as compared to majority carrier mobilities, the differences are not large. 
A plot of L versus Tr is shown in Fig. 4.19 for Ng=1016 cm-3, the doping used 
throughout this study. If the maximum routine MBE epilayer thickness is 2 gm, then 
excess carriers injected at the surface will partly recombine at the interface region or in 
the substrate for all Tr>70 ns (two diffusion lengths). This rules out many bulk, 
optically stimulated techniques, i. e. Haynes Schockley, and the measurement of Tr 
proposed by Calzolari et al, 1977, or Wei and Woodbury, 1985, using MOS capacitor 
methods. This general argument also applies to the technique used by Higashi et al, 
but insufficient details are given for a full critical analysis of the results. The pn diode 
85 
10000 
E 
ý 
ý 
ý 
ý en 
q 
aý 
P-4 
q 
0 
.,, 
.. r 
A 
1000 
100 
10 
1 
0.1 
C T T I 
T=300K 
ie -3 Nd=1x10 cm 
r 
r 
F 
IiI 
i . -f 
I 
2µm 
10-10 10-9 10-8 10-7 10-6 10-5 10-4 10-3 . 
Recombination lifetime /s 
Fig.. 4.19 Diffusion length versus recombination lifetime for Na=1x1016 cm-3 at room 
temperature. 
was chosen as the basis for possible 'rr measurements in this work, due to its relative 
simplicity of growth and manufacture. 
The base width, W, of a pn diode is defined as the neutral region in the low 
doped side from the depletion edge to the contact. A long base diode has W>L, short 
base, W <L. For short base diodes the excess minority carriers largely recombine at 
the ohmic contact, S =oo, so the time constant of carrier decay is the transit time across 
the base, W2/2D. 
Diode Switching 
A diode in forward bias , with current If, stores charge 
in the base at the 
depletion edge. If the diode is switched to reverse bias, this charge must diffuse and 
recombine. The current, Ir, will remain constant during this time. Measurement of 
this storage time for various I/Ir allows tr to be found in long base diodes, e. g. 
Kingston, 1954. 
The Kingston analysis was applied to the V80 grown diodes described earlier, 
Fig. 4.20, and a lifetime of 1.1 ps found. This corresponds to L 30 µm, i. e. greater 
than the epilayer thickness. This result is, therefore, in part due to recombination in 
the substrate or interface. The fact that a proportion of electrons have reached this 
region implies a lower limit of rr" 70 ns: no upper limit can be inferred. Note that the 
generation lifetime found from this sample set is z10 µs. 
The analysis for switching in short base diodes was developed by Byczkowski 
and Madigan, 1957, but is cumbersome. A practical approximation is provided by 
Lewis, 1975, 
1+ 1 
=dCInll+If1JJ 
Tr ztransit dt r 
4.35 
and estimates the errors to be small for W/L> 10-3. Whilst the mathematical errors 
may be small, consideration of equation 4.35 reveals that for tr> ttransit (i. e. a short 
base diode), Tr cannot be found in practice. Therefore, this technique is not useful. 
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Fig. 4.20 The analysis of pn diode switching measurements from an MBE grown diode implying an erroneous epilayer recombination lifetime of -1 Its. 
As a matter of tactics it was decided to eliminate interface and substrate effects 
by reversing the diode, i. e. to grow the low doped side uppermost. This ensures that 
the experimental results are only complicated by the transit time, which can be 
calculated. This forces short diode behaviour for all but very low tr. 
Diode Admittance 
The frequency dependence of the forward bias admittance of a pn diode can be 
used to find Tr in short base diodes. A series of publications have produced analyses of 
the applicability of this technique: these are summarised by Gonzalez and Neugroschel, 
1984. This is an attractive approach since the experimental measurements can be 
simple. 
Low frequency measurements, otr <<1, yield both S and Tr provide that 
WD/L2 <S <D/W. For Tr< <D/W tr may be found but S is not. Unfortunately, for 
high S, i. e. an ohmic contact, neither S nor Tr can be found. High frequency 
measurements, wrr> 10, can yield Tr from measurements of G(w) only, since the 
effective diffusion length decreases at high frequency, which renders the device long 
base. However, for the values of tr that might be expected this necessitates w>1 
GHz, so the technique is far from simple experimentally. The admittance method is, 
therefore, unattractive. 
Modulation 
A method for finding rr in short base epitaxial diodes has been proposed by 
Spirito and Cocorullo, 1985. A lateral short base diode is formed by implantation into 
the epilayer, Fig. 4.21. This diode is forward biased, as is the substrate with respect to 
the p+ contact - the substrate bias repels minority carriers in the epilayer. If the 
substrate bias is modulated by a small ac signal, then the an additional modulated 
current is induced in the lateral diode. This modulation is due only to recombination 
in the epilayer because the dc diode current is a function of diode voltage only, which 
is held constant. Measurement of the various current components then yields tr. By 
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varying the substrate bias, the width of the conductivity region of the lateral diode is 
altered so this technique allows limited r,. profiling. A structure suitable for the 
application of this technique has been incorporated into mask Eu 931 and it is hoped to 
utilise this technique soon. 
Unfortunately this method measures the high injection tr. A method for 
measuring it under low injection conditions in the base of bipolar transistors has been 
proposed by Birrittella et al, 1979. This method requires the measurement of the low 
frequency output conductance and reverse transconductance only and includes an 
experimental check on the validity of the measurement. This may prove to be an 
effective technique and has been incorporated into mask Eu 931, with which the V90S 
grown pn diodes were procesesed. Unfortunately, time constraints have not allowed 
the author to assess this method, but the generation lifetimes measured in these samples 
indicated processing limited lifetimes, so this particular sample set is unlikely to yield 
particularly useful information regarding MBE material quality. 
4.7 CONCLUSIONS 
Generation lifetimes have been measured in MBE Si by two methods. Si from 
both V80 and V90S systems grown at a range of T, has been assessed by an MOS 
capacitance transient method. By use of a low temperature oxide post growth 
processing temperature have been kept below the growth temperatures so the results are 
believed to reflect the quality of as grown Si. No T, dependence can be confirmed 
from a study of V80 Si, which was limited by what are believed to be oxide breakdown 
effects. Generations lifetimes were found to be "200 ns for T, in the range 600 to 800 
C. A further study of Si grown in a V90S system shows a complex but repeatable 
dependence of generation lifetime on T,. The maximum values found of "2µs compare 
to values of "10 µs found in control substrates subject to the same processing, i. e. 
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ungettered. This TS dependence is stable to post growth annealing and is therefore 
thought to be a growth related effect. 
Values of generation lifetime extracted from pn diodes grown by MBE and 
processed at a VLSI facility are inconsistent and vary from 10 is from V80 Si grown 
at TS=700 C to a minimum of 1 ns in V90S Si grown at a range of T$ . 
Similar low, 
inconsistent values were obtained from control substrates. It is believed therefore that 
these values are defined by the post growth processing. Although the results are not 
irreconcilable with the previously observed TS dependence, they cannot strictly be 
regarded as confirmation due to the process induced effects suggested by the controls. 
The only high temperature process, a 1000 C 15 second anneal does not inherently 
degrade the lifetimes. 
Techniques for measuring the recombination lifetime in epitaxial layers have 
been discussed and useful methods identified. A lower limit of Tr > 70 ns has been 
measured in a processed MBE grown diode by a switching technique. 
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CHAPTER 5 
MATERIAL STUDIES IN REMOTE DOPED SiGe 
CHANNEL 2D HOLE GASES 
5.1 INTRODUCTION 
Ge is, like Si, a group IV semiconductor that has a diamond unit cell in 
crystalline form. As such, it is an obvious candidate for alloy growth within a Si based 
technology. Thus, it is an attractive semiconductor alloy system for reasons of 
integration with current technology and the sophistication of near directly applicable 
processing techniques. This chapter discusses experimental studies of a 2D hole gas 
(2DHG) formed at a SiGe/Si heterojunction. This particular configuration might 
provide long hole coherence lengths in a relatively stable crystalline structure, via the 
technique of remote doping. This is a report of the effect of growth conditions on the 
low temperature mobility of the SiGe channel 2DHG. Low temperatures reduce 
phonon scattering and parallel conduction paths, which simplifies analysis of the 2DHG 
behaviour and provides information on material quality. The motivations for such 
research regarding fundamental solid state physics has, hopefully, been made clear in 
Chapter One. There is also an immediate application for this system as part of CMOS 
technology. A limitation of CMOS is that hole mobilities are lower than electron; thus, 
the p-type transistors must be larger than n-type in order to carry equal current. A 
SiGe heterojunction 2DHG with relatively high mobility might minimise this limitation, 
and is being actively sought. In CMOS, the 2DHG would, of course, be induced from 
a gate - enhancement mode, whereas B doping has been used as the hole source in this 
study. A description of the growth and origin of the quantum well in which the 2DHG 
is confined is followed by a review of the theory necessary for a discussion of the 
experimental results. 
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5.1.1 SiGe lleteroepitaxy 
The primary difficulty to be overcome for heteroepitaxy is the lattice mismatch, 
which is 4% between Si and Ge since the lattice constants are Ge 0.566nm, Si 
0.543nm. SiXGe1_X can be grown commensurately on Si and be strained to the substrate 
(or a relaxed alloy buffer) lattice constant or can relax to some extent. Relaxation 
occurs via the formation of misfit dislocations, which locally relieve strain at the 
interface, and are terminated by threading dislocations. Strained layers accommodate 
strain elastically by tetragonal distortion: depending on the relative lattice constants of 
substrate (or buffer) and overlayer the strain may be compressive or tensile. The 
tetragonal strain is given by e. L= f 
L+- y, 
where f is the mismatch obtained from 1- v 
Vegards' law and v is Poissons ratio for the epilayer (v0,. =0.273, vs; =0.280 
Brantley 1973). 
Strained growth occurs in layers up to an equilibrium critical thickness, t', 
which is a function of the lattice mismatch between the substrate and alloy. There is 
also a larger critical thickness, the metastable critical thickness, tm, below which the 
epilayer is strained during growth, but can be relaxed by post growth annealing. 
Capping Si layers are generally known to preserve strain in metastable layers on 
subsequent annealing, but the effect of these caps on anneal-induced relaxation has not 
yet been quantified. Experimental values of t, for the SiGe on Si system and 
theoretical predictions are shown in Fig 5.1. Low substrate temperatures are necessary 
for strained layer growth in order to retain localisation of misfit dislocations in relaxed 
layers and to ensure a sufficiently high yield stress for elastic distortion. Further, the 
difference in thermal expansion coefficients between substrate and epilayer is reduced, 
as is interdiffusion and Ge segregation, at low T. The onset of 3D alloy growth, or 
islanding, is shown as a function of T. in fig. 5.2. Because of the aforementioned 
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processes, research into the Si/SiGe system has concentrated upon minimising TS for 
strained layer growth, which has, in certain respects, been a limitation, as will be 
shown in later sections. 
Strained SiGe on Si growth was first demonstrated by Kasper 1975. The 
growth technology merely requires the addition of a Ge source to a Si MBE reactor. 
The vapor pressure and melting point of Ge are such that it can be evaporated from a 
Knudsen cell; however, in the V90S an e-beam evaporator similar to that of Si is used. 
There are two important differences between the Si and Ge sources used; firstly, that 
the Ge charge has a diameter of 2", compared to 4" for Si, secondly, that the Ge melt 
forms a convex meniscus while that of Si is concave. This will be of critical 
importance to this chapter. 
5.1.2 Remote Doping 
The concept of remote doping was introduced by Dingle et al 1978 as a means 
of increasing carrier mobilities. Carrier scattering in Si at high temperatures (> 100K) 
is dominated by acoustic phonon interactions. At low temperatures, 4.2K <T< 
70K, ionised impurities provide the principle scattering mechanisms as described for 
3D by either the Brookes-Herring or Conwell-Weisskopf theories (see for instance 
Chattopadhyay and Queisser, 1981). If the charge carriers can be spatially separated 
from the parent atom then mobilities could be expected to increase and, in fact, do. A 
similar situation can be achieved in the surface channel of Si MOS systems biased to 
strong inversion, where the carrier density locally exceeds the ionised impurity 
concentration. However, the reduction of Coulomb scattering can be far more efficient 
using heterojunctions. Remote doping requires a quantum well to act as a confining 
potential. An example is shown in Fig 5.3. A region of wide gap semiconductor is 
highly doped and separated from the quantum well formed at a heterojunction by a low 
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doped spacer region. At zero bias, the Fermi level must be constant throughout the 
structure, which requires charge transfer. This occurs by depletion at the n+ (p+) 
junction, as expected for a pn junction, and by electrostatic attraction between carriers 
at the interface and the depleted parent atoms in the doped region. Thus, the minimum 
requirements for successful remote doping are a heterojunction, an abrupt doping 
transition and a suitable band offset, DE,,,  at the heterojunction interface, greater than 
a few kIT to allow for finite quantum well width. 
5.1.3 Remote Doping In SIGe 
Initial remote doping experiments using a buried Si o. 8Geo. 2 layer, strained to 
< 100> Si, by People et al 1984, produced a 2D hole gas but no evidence of an 
electron gas. This suggested that the band offset is accommodated predominately at the 
valance band. Self-consistent pseudopotential calculations for this system by Van de 
Walle and Martin 1986 and People and Bean 1986 predicted very small AE,,, but AE 
of 170meV and 150meV respectively. These are in reasonable agreement with 
experimental measurements by Ni and Hansson, 1990, using X-ray photoelectron 
spectroscopy, and Khorran et al 1991, as deduced from the temperature dependence of 
heterojunction I-V results. 
Fig 5.4 shows the band offsets for the possible SiGe based systems generated 
from the equations of Van der Walle and Martin, 1986. Clearly, it is possible to create 
a remote doped electron structure using SiGe technology. A Si/SiXGei. X (x > 0.5) 
system strained to match a relaxed SiGe x=0.3 buffer has suitable AE, for a Si 
channel to 2DEG. The first experimental achievements of this came from Abstreiter et 
al 1985. The difficulty with this structure is the very high threading dislocation density 
(`1012 cm-2) in the channel propagating up from the relaxed buffer layer. A number of 
publications over the next six years reported minor growth modifications resulting in a 
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4.2K mobility, ý1, of 1.7 x 104 cm2 V-1s-1 (Schuberth et al, 1991). The problem was 
solved by Mii et al, 1991, who used a graded Ge concentration buffer (graded at 10 % 
per um) and achieved µ(4.2K) = 9.6x104 cm2 V-10. An alternative low dislocation 
SiGe buffer had been reported by Powell et al, 1990, who grew step graded layers of 
increasing Ge content, each being grown to near the metastable t,, then in-situ annealed 
to cause relaxation. Thus, the lattice mismatch of the subsequent deposition is relieved. 
The misfit dislocation density is low because the high temperature anneal (900°C) 
produces long misfit dislocations (of order millimetres) to relieve strain. The principle 
of the slowly graded buffer is less clear. Subsequently, Schaffler et al 1992 used the 
graded buffer technique to achieve µ(4.2K) = 1.7 x 105 cm2 V-1 0 and to provide 
strong evidence that the mobility, at least below this value, was limited by dislocations. 
This material allowed the first observation of the FQHE in a Si based system. 
SiGe on Si 2DHG structures have been reported by number of groups using 
various growth techniques. A summary of the results is given in Table 5.1. The most 
interesting features of these results are the low values of µ(4.2K) and their consistency. 
In the absence of calculations for the scattering rates in this system, Mishima et al 
1991, suggested that mobilities were limited by background ionised impurity scattering 
from B in the channel, whereas Nutzel et al 1992, and Venkataraman et al 1993 suggest 
that the limitation was alloy scattering in the channel, which would explain the 
consistently low values. As will be shown in Section 5.4.7, a threefold improvement 
in µ(4.2K) compared to these values is possible. 
5.2 THEORY 
The electrical effect of impurities and crystalline defects on low temperature 
2D parallel transport is dissimilar to the recombination/generation in 3D devices as 
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9(4K) Carrier Ge Structure Growth Reference 
concentration Fraction Type Technique 
/ cm2V-1s-1 / cm-2 
3000 7x1011 0.2 Double MBE People et al, 1985 
Symmetric 
X4200 8x101 0.12 Double UHV Wang et al. 1989 
Symmetric CVD 
4000 1x10 0.2 Normal MBE Mishima et al 1990 
2500 5x1011 0.15 Normal Rapid Venkataraman et al, 
Thermal 1991 
CVD 
3400 3 x10 1 0.28 Normal MBE Nutzel et al 1992 
Table 5.1 Published electrical transport measurements on Sil_XGe channel, remote 
doped 2D hole gases, indicating the highest mobilities o'tained. 
discussed in Chapter Four. Therefore, in order to discuss fully the transport 
measurements of this chapter and their interpretation, it is necessary to introduce the 
concept of electron(hole) localisation and to comment on 2D carrier scattering 
mechanisms. Only brief qualitative descriptions will be given. 
5.2.1 Localisation 
The theory of localised wave functions in solids was given initially for highly 
disordered amorphous systems by Anderson, 1958 and developed by Mott, 1974. 
Short range disorder can be viewed as a perturbation on the Hamiltonian for a system 
leading to band broadening, whereby energy states "tail" into the bandgap. This leads 
to an increased probability of a carrier being localised at a disorder site. This 
localisation is termed strong or weak, both of which influence transport processes at 
low temperatures. 
5.2.1.1 Strong Localisation 
Anderson defined a strongly localised state as one with zero diffusion at T= 
OK such that at time t-*oo, the electron has a finite probability, proportional to e'2a' 
of remaining within a distance r. For extended states, the DC conductivity is finite at 
T=0, whereas at localised states it is zero. Note that if sample dimension, L, is less 
than the localisation length, 1/a, then the concept of localisation is not useful. 
Wavefunction localisation due to vertical disorder is illustrated in Fig. 5.5. 
Disorder gives rise to an energy EC in the density of states below which all states in the 
band are localised and above which all are extended. Ec is termed the mobility edge, 
since the position of EF relative to Ec will determine the T=O conductivity, i. e. 0 or 
finite. 
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(After Whall, 1993) 
In the strongly (exponentially) localised systems, conduction above T=0 is 
phonon assisted: this conduction is either variable range hopping between sites at or 
near EF, or is activated hopping between nearest neighbours. The hopping conductivity 
is proportional to the hopping probability, P, which is governed by the distance 
between sites, R, the inverse Bohr radius, a, and the mean energy required for a site 
transition. It is given generally by 
2aR-Aa 
cc P oc e(- kT) 5.1 
and the optimum value of R is found at dP/dR = 0. In 2D we find that 
aacPcc eT 
Y 
5.2 
This result can be used to distinguish 2D and 3D systems (where In a oc T-1/4) , or 
indeed to establish the existence of a Coulomb gap due to electron-electron interactions 
(where In a cc T-1/2). At higher temperatures carriers are thermally activated above EC 
o 
and this activated conduction follows an e( `T relation. 
In practice, the hopping conduction regime only occurs for very low 
temperatures in crystal semiconductors and the data available in ap versus T plot is 
often not strictly adequate to justify a given coefficient. By assuming a relation 
/n 
p ac expl 
T T) (where To is a transition temperature for activated conduction) and 
defining a function G(p, T) as 
ä In p 
eý 1 T) , 
it can be seen that a plot of log G versus 
log T yields gradient (1-n). In practice, G is found by fitting a polynomial to the data 
(inp versus 1/T), thence manual differentiation as performed in the Zerbst analysis. 
This will be used later. 
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5.2.1.2 Weak Localisation 
Weak localisation occurs when the probability of an electron remaining at a 
disorder site follows a power law, rather than exponential. This evinces itself in 
otherwise metallic systems (i. e. 
da 
< 0) at very low temperatures when 
da 
> 0. 
dT TT 
Two important results for 2D systems can be readily derived using scaling 
theory, Abrahams et al 1979. The first is that all states in 2D (or 1D) are localised, 
i. e. there can be no 2D metal. The second is that a logarithmic correction term to the 
Boltzmann equation is found necessary for 2D systems. A physical description of weak 
localisation deriving from single electron self-interference has been provided by 
Bergmann, 1984. In addition, a further logarithmic correction has been shown to arise 
from disorder enhanced electron-electron interactions by Al'tschuler et al, 1980. 
Expressions for localisation corrections to the 2D conductance and 
magnetoresistance have been summarised by Lee and Ramakrishran 1985, and a 
description of quantum interference effects given by Al'tshuler and Aranov 1985. A 
useful property of readily obtainable experimental data made clear in these analyses is 
that, whilst electron-electron interactions (via N(EF)) and weak localisation (via D), 
both contribute to the conductivity, the Hall coefficient, R11, is sensitive only to 
interactions. The two effects may, therefore, be quantitatively distinguished by 
experiment. 
These theories have been successfully applied by the author and co-workers to 
SiGe 2DHG samples with 4K mobilities sts 2x 103 cm2 V-1s-1 (see Section 5.4.5). This 
particular work, however, does not form a primary part of this study, so the details of 
the theory will not be fully developed here (instead, the reader is referred to Emeleus et 
al 1992 and 1993). It does, however, provide significant evidence regarding material 
quality. As such, it is referred to in Section 5.4 regarding the effects of, and possible 
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sources of, localisation in the 2DHG. I would merely note here, that the theories were 
constructed in the limit of weak disorder i. e. kFl >>1 but are successful in 
describing these low mobility samples with kFl 1. This may prove to have 
significance for future theoretical developments. 
5.2.2 Scattering 
Electrons in a lattice at room temperature exchange energy with the lattice in 
order to maintain thermal equilibrium via inelastic phonon scattering. (If the E field 
applied accelerates electrons such that this mechanism cannot maintain thermal 
equilibrium, then the electrons are termed "hot", with energy characterised by an 
electron temperature. ) Remote doping techniques will not increase 2D mobilities by 
orders of magnitude over equivalent bulk values at room temperature since phonon 
interactions are dominant. At liquid He temperatures, however, phonon scattering is 
negligible compared with elastic scattering via lattice imperfections, except in very high 
mobility samples, Foxon et al 1989. 
In this work we are concerned with the growth requirements for high mobilities 
at T< 50K. As such, the scattering mechanisms of interest are via impurity atoms, 
disorder due to random fluctations in alloy composition and perturbations (roughness) 
at the heterojunction interfaces. Much of the framework for treatments of 2D elastic 
scattering was developed for Si inversion layers and is reviewed in Ando et al 1982 and 
subsequently was developed for III-V heterojunctions by various authors (see, for 
instance, Harris et al 1989). 
The details of the calculations for each scattering mechanism are not of interest 
here and are fully described, for the structures of this Chapter, by Emeleus et al 1993, 
from which Fig. 5.6 is taken. However, it is necessary understand the effect of 2D 
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.ý 
carrier concentration on the scattering mechanisms relevant to this study. Fortunately, 
this can be achieved qualitatively by considering just one equation, the relaxation time, 
r, approximation, Butcher 1986: 
z= 
ý2ý)2 
f P(kk')(1-cos6)d2k' 5.3 
where A is the area of the 2D gas, P(kk') is the probability of scattering from k to k' 
(given by Fermi's Golden Rule) and the 1-cosO term implies that only momentum 
changes in the plane of current flow are important. Note that the conductivity, a, for a 
degenerate gas is given by a= ne2r(EF) . In a remote doped 2D system 0-*0, so 1- m* 
cosO-*O, so t-*oo. This is why remote doping is effective. 
Interface Roughness 
Well thickness variations lead to a broadening of the sub bands, i. e. more possible kk' 
transitions, therefore more scattering, so t decreases with increasing roughness. 
Higher n8 reduce the well width (for a triangular well), so increasing the sub band 
broadening for a given well thickness variation. 
Ionised Impurity Scattering 
The relaxation time is inversely proportional to the density of ionised impurities, so this 
mechanism can be strong, but is ideally weak due to the remote doping effect. In a 
degenerate system, however, the conductivity is governed by t(EF), i. e. the carrier 
velocities are high and P(kk') is small (c. f. Rutherford scattering). Thus, for high n, 
scattering is reduced. 
Alloy Scattering 
Unscreened alloy scattering is independent of n, because the perturbing potential is very 
short range. 
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The effect of screening, whereby carriers redistribute to minimise energy, is 
neglected in the forgoing discussion, but has been accounted for in the calculations 
represented in Fig. 5.6 and introduces an na dependence for alloy scattering. 
Neutral Impurity Scattering 
A scattering mechanism little discussed in the literature, neutral impurity 
scattering (NIS), was thought at an early stage of this work to be dominant in this 
system. It was later found unnecessary to invoke NIS to explain experimental 
observations. However, the growth studies resulting from this line of inquiry directly 
led to 2DHG mobilities significantly higher than previously reported, so it warrants a 
brief description. NIS has been considered in 3D (by Erginsoy, 1950), as elastic 
scattering from a neutral H atom: these calculations predict a temperature independent 
mobility. In 1956, Sclar pointed out that, at low T, the H atom can ionise by acquiring 
a weakly bound electron, the D- state, or a hole, the A+ state, thereby exerting a short 
range attraction on free carriers. This would lead to a transition between ionised and 
neutral scattering and hence a resonance condition, such that a minimum would exist in 
the g-T relationship, of the form 
oc Avl-T +ý 5.4 
McGill and Baron 1975 returned to this problem using acurately determined phase 
shifts for electron scattering from neutral H. This analysis also predicted a minimum in 
µ-T at p 
T= 
'on, x2 
10E *' 
(where Eo is the ground state binding energy, k is the Boltzmann 
constant and K the dielectric constant), i. e in the range 1 to 25K depending on E0. 
Such a minimum was observed in P doped Si by Norton et al 1973, who concluded that 
it resulted from resonant NIS. A review of H-like impurity centres in semiconductors 
is given by Gershenzon et al 1985. Analytical expressions for 2D NIS have not been 
101 
developed to our knowledge, but, qualitatively, a similar resonant condition would 
seem possible. 
5.3 EXPERIMENTAL DETAILS 
5.3.1 The Hall Effect 
Classically, the Hall effect refers to the effect of the Lorentz force induced by 
application of magnetic field, BZ, perpendicular to the current I. The Hall field 
balances this force i. e 
=1 for uncompensated material. E _ -vi- and fE t JxBZ nq 
5.5 
We define 1/nq as RH, the Hall coefficient. Since p=1 then p= 
RI, 5.6 
qnp p 
Thus, by measuring p(B=O) and VH, then µ and n may be found. The Hall mobility is 
distinguished from the drift mobility by a scattering constant, r, contained within the 
definition of RH: 
z 
RN p-b n2 , 
where b= ; Ie . 5.7 q (p+bn) ph 
This constant, r, accounts for the scattering mechanism via the mean free time between 
scattering events, r=< zz Z and is of the order 1. Whilst r may be calculated for a 
< r> 
known mechanism, to apply this value to an experimental result requires an a priori 
knowledge of the conduction processes, which is often the aim of the experiment. It is 
particularly difficult to choose r when two or more scattering mechanisms are present 
and have differing temperature dependencies. (Note that this can lead, in the worst 
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case, to 100% difference between It (Hall) and t (drift). ) However, for degenerate 
systems, the relaxation time is single valued, so r=1. 
For Hall bar studies, the tensor nature of p must be considered (and it is highly 
useful so to do), but it is not necessary for the results of this thesis, in which Hall cross 
results are quoted. A common complication in epitaxial Hall measurements is the 
existence of parallel conduction paths. The two layer problem has been treated by 
Larrabee and Thurber 1980 (and many other authors) yielding 
ýs=M 
n, +p2n2 
' 
5.8 
min, + PA 
a solution of which requires knowledge of one of the paths from independent 
measurements. For uniformly doped epilayers, high resitivity substrates of opposite 
polarity are used to provide pn isolation. The use of controlled depth contacts is useful 
in this case i. e implantation. For these remote doped samples, p- substrates were used 
and possibly contacted, but conduction for T> 50K is dominated by the doped region 
for carrier transfer to the quantum well; indeed, the p-T curves at high T (> 70K), are 
fully explicable in terms of the 3D behaviour of this p+ layer, which is inevitably 
contacted. Delta layers have been used by other workers as the charge source, which 
deplete fully at 300K. However, this was felt to represent an unnecessary complexity 
and added constraint upon the growth schedule at the development stage. This 
approach was later proved to be justified, but does mean that no useful information was 
obtained above 50K i. e until full 3D carrier freeze out. That no other conduction paths 
were present for T< 50K has been confirmed in these samples by the observation of 
single period Shubnikov de Haas oscillations (Emeleus et al, 1993). 
The sample configuration used was the etched van der Pauw cross (as described 
in Chapter Three) with current passed through diametrically opposite contacts and VH 
measured at the remaining two. A number of asymmetric voltages are present in these 
measurements, as detailed by Wieder, 1979. These are removed by interchanging IV 
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measurements and by B field reversals. The exception is the Ettinghausen voltage, 
inherent to electron flow in a magnetic field, but this are always much less than VH. 
The extraction of sample resistivity and Hall coefficient from the various configuration 
measurements is well-known and is given in Van der Pauw, 1958. The symmetry of 
sample is characterised by the "f" factor, ideally 1, which was calculated in each 
sample configuration at each measurement, and any results with f<0.9 considered 
invalid. 
The assumption was made, that for B<0.5 T, these are low field 
measurements, i. e pB <<1, and that the magnetoresistance is zero. Any discrepancy 
between p (B=O) and p for B non zero is ignored. From Emeleus et al, 1992, this 
assumption can be seen to introduce only approximately 5% error for the fields used. 
5.3.2 Cryogenics 
Three cryostats were used at various times in these studies -a closed cycle 
cryostat (CCC) with Turin ` 13K, a He4 bath cryostat (BC) with T,,,;,, - 5K and a 
continuous flow cryostat (CFC) with Tm;,, - 3.4K. 
The CCC is an Air Products Displex with a RhFe thermocouple as temperature 
sensor and a 0.4T permanent magnet. The principle of operation is that of a domestic 
refrigerator, but using He as the coolant. The BC is a modified Thor cryogenics system 
with a 0-0.5T electromagnet and a capacitance temperature sensor, a Lakeshore 
capacitance controller for heater control and a RhFe resistor as sample temperature 
sensor. The measuring electronics is common to these two systems and is described in 
detail by Biswas, 1992. The CFC is an Oxford instrument cyrostat with a Si diode in 
constant current mode as temperature sensor (diode supplied and calibrated by Institute 
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of Cryogenics, Southampton University) and RhFe thermocouple as sensor for an 
Oxford ITC4 temperature controller. The measuring electronics system was 
constructed by the author and is depicted in Fig 5.7. The measurements were 
controlled and data manipulated by a BBC micro computer through an IEEE interface, 
using software written by the author. The data was transferred to a PC compatible 
format and analysed using a Jandell software package Sigma Plot. 
5.4 RESULTS AND DISCUSSIONS 
5.4.1 Sample Design 
This study relates to the formation of 2DHGs in SiGe strained to Si. Such 
structures may be of three types - normal, inverted and symmetrical, i. e. with a 2DHG 
formed at the upper, lower or both heterojunctions respectively. The considerations 
for structure design are the carrier population in the well (ns), Ge concentration, B 
doping concentration, spacer widths, channel width and choice of interface. The 
carrier population and sub band occupancy can be calculated in terms of these other 
parameters. The well shape and carrier concentrations, ns, are mutually dependent 
functions, making a simultaneous solution of Poisson's and Schrodinger's equations by 
numerical methods a useful approach. There is, however, an approximate method for 
obtaining an estimate of ns which was used by the author to design the structures used 
in this work. 
The numerical technique applied in this study was proposed for GaAlAs HEMT 
design by Delagebeadeuf and Linh 1982. The sheet concentration in the quantum well, 
ns, is found by a numerical comparison between the density of states in the well and the 
depletion approximation as applied to the doped Si region. 
a) Depletion Approximation 
A formulation for ns can be found from the depletion approximation applied to 
the doped Si region. Defining the system from Fig 5.8, taking Poisson's equation for 
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the B-doped Si region (defining x=0 at the Si/SiGe interface), then the field at the 
interface, F;, is 
_ý 
F =-9 
f N2(x). dx 
r2 0 
5.9 
In the spacer layer, thickness t, N2(x) = 0, and for x< -t, (i. e. the B doped region) 
N2(x) = N2, therefore 
F= qN2 (t-w2) 
62 
5.10 
In order to account for band bending, v, in the Si, we define V(O) = 0. Thus v= V(- 
w2), which is found from Poisson's equation using the result for F; found above, viz 
v= 
9N2 (w2 
_ t2) 2£2 
Rearranging for w2 and substituting in equation 5.19 yields 
5.11 
c2F =-gN2t+ 2gN2e2v+g2N2t2, and, by Gauss' Law, e2F, =qns. 5.12 
However, v depends on the Fermi energy, EF, i. e. v =AEI EF. AEc can be taken from 
Van de Walle and Martin, but EF is an unknown. Therefore, an alternative 
formulation for ns is required in order to find EF and can be found from the 2D density 
of states in the SiGe well. 
b) 2D DOS In The SiGe Well 
Assuming a constant electric field, F, in the well (hence a triangular well), 
which yields 
22 23 ll 
E= 
2m 
(2ýgF)3(ý) 43 
for n=0,1 5.13 
where only Fi, the field at the interface, is an unknown. Poissons equation for the 
SiGe channel can be written as 
d=E (n(x)-Nd) 5.14 
For the majority of structures in this study dt is 50nm, which justifies taking F(dl) _ 
0. Thus, integrating yields 
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2 
F, " =9 
(n, - gNddl ) so E oc (n, )3 el sl 
5.15 
The 2D DOS for one sub-band is given by D= 
911 
. So, using Fermi Dirac statistics, ntt2 
an expression for n8 is found: 
Er0 
dE kT Y (EF-Eo) 
n, =DJ g(E-EF) =Dq 
In 
(l+e 
kT 
)(l+eq11kT(EF-Ej) 
5.16 
9 
e kT Ell+ 
In order to use this equation, both n, (hence E0 and El) and EF are required. 
Thus, n, can be found from the depletion approximation for arbitrary EF and can 
then be used to find E for equation 5.16. This can then be used to recalculate n, from 
the 2D DOS to yield a new value for n,. Using a BASIC programme written by the 
author, this process is repeated for incremental steps of EF, 10meV, until the values of 
n, agree to within 10%. EF is then reset by subtracting 10meV, and iterating 
increments of 1meV, until n, agrees to 1%. The numerical solutions were compared 
with published results from MBE and CVD growth (Fig 5.9). The agreement is 
adequate for structure design and this was a useful guide throughout this work. 
Note that these calculations indicate ground state occupancy only for the 
structures studied - which has been confirmed by the observation of single frequency 
Shubnikov de Haas oscillations for the structures used in this study. The scatter in the 
data of Fig. 5.9 is surprising. Growth parameters e. g. growth rates, doping 
concentrations and alloy concentration for low dimensional structures are, normally, 
accurately characterised and further, the model is not critically sensitive to these 
parameters. The assumption of a triangular well leads to an overestimate of sub-band 
energy and, thus, an underestimate of n,. This, however, is not the sole reason for the 
general underestimation of Fig. 5.9. The discussion in Section 5.4.5 suggests an 
additional explanation for this underestimation and scatter, from which a self consistent 
model incorporating experimentally observed features was developed, largely by MJ 
Kearney and CJ Emeleus. 
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5.4.2 Initial Studies 
The progress of the growth studies, with regard to the 4K mobilities achieved, is 
summarised in Fig. 5.10. This figure is provided as a guide, for the reader, to the 
remainder of these results. With reference to this figure, there are four distinct phases 
to these studies that have increased the 4K mobility from -100 cm2V-1s-1 to -9,000 
cm2V-'s-1, i. e. a greater than twofold increase over the highest mobility previously 
reported. Each of the improvements in mobility were the result of changes in the 
growth conditions. The remainder of this chapter describes these four phases and 
provides some possible explanations for the beneficial effects. 
In the early stages of this work (Phase A), approximately thirty B doped SiGe on 
Si remote doped structures were grown in various configurations - two channel 
symmetrically doped, multi-quantum well, and single quantum well. Common to all of 
these were mobilities "100 cm2V-1s-1 and high resistivities for T< 10K. Two 
processes were, initially, considered as causes for these effects: the diffusion of B into 
the well (ionised impurity scattering) or highly disordered interfaces (interface 
roughness scattering). However, neither explanation appeared probable given the 
previous work by the group on B doping and SiGe/Si interface characterisation, so these 
results were highly puzzling. Following the work of Mishima et al 1992, efforts 
concentrated on the single channel normal quantum well with Ge fraction nominally 
0.2, as shown in Fig 5.11. B segregation from the surface adlayer could be expected to 
present difficulties for the inverted structures where the well is formed at the lower 
interface. Inverted structures were grown intermittently throughout this study and, in 
all cases, were found to have mobilities significantly less than for normal structures. 
This has not been investigated in detail. 
Assuming, at this stage, that atomic scale roughness was limiting the mobilities, 
growth interruptions were considered as an option for smoothing the interface, a 
technique developed for Ill-V quantum well growth. Growth interrupts are generally 
avoided in Si MBE due to the background impurity uptake, particularly 0 and C. These 
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Fig. 5.11 Schematic of the 'normal' SiGe channel 2DHG structures used in this study. 
interruptions aimed to provide further time for adatom ordering at the interface. 
Samples grown with interruptions were compared with an otherwise identical structure 
grown without an interrupt (sample A). Two three minute interruptions were used, one 
at or 0.5nm before initiation of the B doping (sample B), the other immediately on 
cessation of SiGe growth (sample Q. Ts was 5500C for all samples grown up to this 
point. The sample with the interrupt at cessation of Ge doping (sample C) had low 
temperature behaviour of mobility and resistivity that was identical to that of sample A, 
with no interrupt. 
For sample A (no growth interrupt), the 4K mobility is low and is comparable 
with that expected from bulk doping of 1018 cm-3 (Fig 5.12). The p versus T 
dependence suggests that states at the band edge are strongly localised. The cause of 
this localisation became clear subsequently. Plots of log G (p, T) versus T (see Section 
5.2.1.1) for sample A (Fig. 5.13) yield a power of 0.35 ± 0.05 over 10-20K, indicative 
of 2D variable range hopping. Below 10K, the power decreases, the sample resistance, 
however, is approaching the noise limit for the measurement system, so this behaviour 
was not considered in detail. The mobility dependence of sample B, on the other hand, 
is indicative of conduction in a degenerate 2D gas with no strong localisation (µ[4K]) _ 
500cm2 v-1 s-1). The interrupt has produced a beneficial effect. 
Close examination of the µ-T plot for sample B, Fig 5.12, reveals a minimum at 
about 15K. A similar minimum had been attributed in a GaAs/GaAIAs system to the 
scattering of a degenerate 2D gas of carriers by interface roughness, Sakaki et al 1987. 
However, cross sectional TEM of similar SiGe structures grown at Warwick had 
revealed abrupt interfaces to a resolution of lnm: which is not consistent with this low 
mobility. One possibility considered, was that the minimum arose from resonant neutral 
impurity scattering (NIS) from an unintentional contaminant. The search for this 
contaminant was undertaken using Secondary Ion Mass Spectrometry (SIMS), for which 
the contaminant species must be identified. 
A candidate for unintentional impurity in the SiGe channel is Cu, the e-beam 
hearth material. SIMS profiles of the two samples, obtained at 45' incidence, 2.0 keV 
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are shown in Fig 5.14. This analysis demonstrates that the Cu concentration is very 
high - the peak level shown is greater than the solid solubility concentration in Si (Hall 
and Racette 1964). As such the absolute level cannot be considered accurate due to the 
Cu ion yield alteration introduced by precipitates. Further to this calibration problem, 
no standard for Cu in Sip. sGep, 2 was available, so a Cu implant in Si was used. The 
most striking feature of the profile is that the Cu is sited in the SiGe for sample B, but, 
for sample A, resides mainly in the B doped Si region. Despite the SIMS calibration 
problems, this is considered to be a reliable observation. 
It was postulated that the beneficial effect of the interrupt is produced by 
diffusion of metallics to a region of disorder introduced by the interruption, and 
subsequent retention of the metals in the B doped material, which acts as a preferential 
gettering domain. Such a gettering process raises many questions and is discussed 
below. It was further suggested that the mobility in sample A is limited by residual 
metallics and that the previously observed strong localisation arises from Cu 
precipitation in the well. 
5.4.3 Cu Redistribution 
This section relates to the latter stages of phase A (see Fig. 5.10) and the early 
stage of phase B. The source of the Cu contamination was considered likely to be the 
e-beam evaporator hearth. At typical Ge deposition rates (0.01-0.06 nm s-1), the entire 
surface of the Ge charge melts, leading to inevitable contact between molten Ge and the 
Cu hearth. By interposing a Si liner, which remains solid at Ge evaporation 
temperatures, around the Ge charge, Cu dissolution into the Ge melt is eliminated. 
(but see page 117) The 2DHG mobilities of samples identical to A and B, but grown 
with a Si liner, in conjunction with the growth interruption, increased four-fold from 
500 to 2200 cm2V-1s4. Importantly, these values were reproducible. This 
reproducibility is indicated in Fig. 5.10. After growth of a structure with a beneficial 
interrupt ( the 500 cm2V-1s-1 mobility of Phase A), further structures were grown 
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without interrupts and with an unscreened Ge source, and 4K mobilities were 
consistently -100 cm2V-'s-1. Subsequently, (phase B), structures grown with 
interruptions, and a Si liner to the Ge, yielded 4K mobilities consistently -2000 cm2V- 
1s-1. Note that, in contrast, irreproducibility had been previously reported as a problem 
with the growth of similar structures (Van Gorkum 1992). SIMS on these high mobility 
samples indicated Cu levels below the detection limit (1x1017 cm-3), throughout the 
structure. It is conceivable that the Cu redistribution phenomenon is concentration 
dependent, related to Cu precipitation or is specific to fast diffusers in Si such as Cu. 
However, the improved reproducibility suggested that it may be effective with lower 
metal concentrations. This pre-supposes that the mobility is limited by Cu when using a 
screened Ge source: this argument is developed in section 5.4.5. 
The apparent gettering of the growth interrupt is surprising. Following growth 
of the channel, the sample is at T, for a further 10 to 15 minutes for the Si cap growth. 
Using a Fickian model for Cu diffusion predicts Dt for such a case as ft850 µm; by 
comparison, the 4" substrate is 450 pm thick, the total epilayer is 2 pm thick. From the 
SIMS of sample A in Figure 5.14, the Cu from the Ge source is trapped in the SiGe 
region, presumably by strain. An interrupt could be expected to introduce some local 
disorder due to C and 0 related defect nucleation. Cu diffuses in Si via an interstitial 
mechanism. (Transition metal diffusion in Si is comprehensively reviewed by Weber, 
1980. ) Cu diffuses in Ge via an interchange between Cu interstitials and substitutional 
Cu, assisted by vacancies -a mechanism discussed by Stolwijk et al, 1984. While a 
high concentration of vacancies might be introduced as a result of the growth 
interruption, given the fast diffusion of Cu in nominally undefected Si, it is not clear 
why this should have such a significant effect. Further, this would not, in itself, explain 
why the Cu diffuses preferentially to the B region and is retained (from comparison of 
the area under the SIMS profiles -95% of the Cu is redistributed). B at 1018 cm-3 
introduces strain in Si, but not equivalent to that of alloy Ge concentrations. One could 
speculate that the 0 (or C) uptake at the interrupt, and possible formation of Si02 
III 
microcrystals, is relevant, but in the absence of further experimental evidence, there is 
little value in such discussion. 
We were unable to study this process by intentional co-doping with Cu because 
of the risk of unnecessary contamination of the growth system. To gain further 
evidence regarding this phenomenon, an attempt was made to reproduce the results, and 
to identify the key requirements for preferential gettering, by post growth 
contamination. Four SiGe channel structures grown with a Si liner about the Ge (i. e. 
with low Cu contamination) were used in a post growth contamination experiment. 
Two structures were equivalent to samples A and B (i. e. without and with an interrupt), 
the other two were repeats of these but with no B doping. These structures were chosen 
to yield information regarding the role of B in the Cu redistribution. 
Cu was sputtered onto the surface of these structures for two minutes using a 
rotating carousel to minimise heating. Surface profilometer measurements using a 
Dektak gave a Cu thickness of 40 nm. Samples were then annealed in an RCA cleaned 
furnace at temperatures of 550 C and 640 C for 15 minutes to replicate the thermal 
budget of the Si cap growth. The subsequent diffusion profile is modelled to a first 
approximation as; 
( 
C(x, t) = 
CO 
e4Dt , where CO 
is the surface concentration. 
ýt 
At the lowest anneal temperature, 550 C, the concentration predicted at the lower SiGe 
interface, C(125 nm, 900s), is found to be less than 107 cm-3" 
SIMS analysis revealed no preferential siting of the Cu at either anneal 
temperature in any of the structures. Indeed, the Cu had diffused such that it was below 
the SIMS detection limit throughout the active region of the structure (the SiGe 
channel), as would be expected for bulk Si. Fig 5.15 is two overlaid SIMS profiles of 
an annealed 2DHG structure with no intentional Cu contamination, (i. e. grown using a 
screened Ge source), and an annealed sputtered Cu contaminated sample. The profile of 
the uncontaminated structure reveals minimal B or Ge diffusion. The Cu contaminated 
sample is very different. There are two features of this profile; firstly, that the Cu has 
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A 
diffused and is not preferentially sited in the Ge or B region and, secondly, that the Ge 
appears to be very close to the surface and broadened. It is not yet known why this 
latter effect is seen - it was common to all Cu contaminated annealed samples. There is 
currently a lively debate in the SIMS community about the effect of dislocations on Ge 
profiles: the author has no intention of joining this debate. These structures were 
heavily dislocated after annealing, so it is possible that SiGe relaxation on annealing, 
due to Cu contamination, plays a role in this result. 
It is also interesting to note the conclusions reached by Higgs et al 1990, who 
found that intentional Cu contamination greatly enhanced dislocation formation during 
SiGe annealing. They suggest that previously reported order of magnitude variations in 
experimental values of metastable t,, the critical thickness, may be a result of metal 
contamination. The SiGe used for these t. studies was grown by MBE, but not at 
Warwick. Indeed, further measures taken with the aim of reducing residual metal 
contamination, as will be described, increased the 4K 2DHG mobility to "4x103 
cm2V-'s-' in otherwise identical structures. Metallic contamination might possibly be a 
universal limitation in MBE Si. 
Clearly, the Cu redistribution has not been repeated by this experiment, thus, it 
must be concluded that it is a growth related phenomenon, and probably cannot be 
elucidated or studied by post-growth experiments. It is interesting to note that similar 
Cu redistribution resulting from growth interruptions in MBE SiGe was reported by Ni, 
1992. Unfortunately, no further details of this observation are available. 
5.4.4 T. Dependence 
This and the following section relates to the latter stages of phase B (Fig. 5.10). 
Using growth interruptions with a Si liner about the Ge source, structures were grown 
with 20nm spacer, Ge fraction 0.18 and n, -2x 1011 cm-2. T, was varied between 
520 C and 640 C. The results are shown in Fig 5.16. The increase in mobility with T, 
113 
6400 C 
y fA f" YAAAVV&, L , "-z TAA"ýýýýý ý ". 
580 C'' 
N 
> 
ý 
E 
U 
ý 
ý 
-J . ý, 
.. a O 
r+ C 
(a .,. w 
1000 
100 
'90 00 0 N""MM""" " "N 
0 
550 C 
ý.    ""do""""...... 
5200 C 
i 
10 
V 
V 
yý 
" 
f 
8 a  : 
_, O ". 
. 
ý""'.. 
ýý ý""". 
ý" . 
" "' " 
 ý  ý 
ýi ti 
."" 
"ý. 
ý '" Vol 
ý 
VA 
ý. "ý ý 
. "A. 
 ý  .. . J. 
  
ý 
Temperature ;'K 
100 
47 
0aA 
ý 
Fig. 5.16 Variation of mobility with Ts for 2DHG's in a Sia. 82Ge0,18 channel with 
sheet concentrations m2x1011 cm-2. 
is the most striking feature of these results with a maximum p= 3640 cm2 v-1s-1 at 
5.4K for T, = 640 C. Note that minima exist in all of these p-T plots. 
Care must be taken to consider fully the possible reasons for this result. It is 
conceivable that the mobility may be dominated by ionised impurity scattering, although 
Hess, 1979, calculates a very weak p-T dependence only for this scattering in a 
degenerate gas, and no minimum is predicted. Ionised impurity scattering could arise 
from the background n-type impurities sited in the SiGe channel, or by remote doping 
from B in the spacer layer. The background n-type impurity concentration in the V90S 
system is < 1x1015 cm-3: the background n-type impurity in the V80 is phosphorus, 
which shows no discernible dependence on Ts in Si (Houghton, 1991), although 
background doping has not been studied for SiGe. In addition, B diffusion into the 
spacer layer, which would degrade the mobility, will increase with increasing Ts. B 
segregation effects, which do reduce with increasing Ts over this temperature range 
(Parry 1991), are not pertinent for normal structures other than to increase the effective 
spacer layer thickness. An important phenomenon reported to have the correct 
temperature dependence is Ge segregation. Nakagawa and Miyao, 1991, assert that Ge 
on Si segregation reduces with increasing Ts over the range of this study. However, 
there is no clear reported evidence for significant segregation in the present, relatively 
dilute Sio. 8Geo, 2/Si system: such a segregation dependence was not, moreover, 
identified by X-ray analysis in similar samples. Increasing Ts, however, may act to 
smooth the SiGe/Si interface, thereby relieving interface roughness scattering (Mori 
and Ando 1980). Cross sectional TEM of this sample set reveals abrupt interfaces to a 
resolution of lnm, as mentioned previously. None of these foregoing explanations of 
the T, dependence is satisfactory: in the following section, interface charge, possibly 
arising from metal contamination, is proposed as the limiting scattering mechanism. 
Post growth annealing can be expected to yield information about whether the Ts 
dependence is a growth related or solid state diffusion process. Samples grown at 
T, =550 C were annealed at 640 C for 15 mins in an RCA cleaned tube furnace in a 
flowing N2 ambient. The results are shown in Fig 5.17. The 4K mobility is unchanged 
114 
ýi 
ý 
. ý. ý ý 
... N 
1000 
\ 
D, 
+3 
. '., ý ... ý ý 0 
E 
1 ý 
x 
-v--] 
4 
" No anneal 
Annealled Sample 
100 ,,, i 
10 
Temperature /K 
100 
Fig. 5.17 Mobility versus temperature plots from a 2DHG structure (T, =550 C) 
before and after annealing at 640 C for 15 minutes 
Ii 
unchanged within experimental error. Therefore, the TS dependence is seen to be 
associated with growth processes. 
5.4.5 Limiting Scattering Processes 
The structures grown in the aforementioned investigation of T. dependence were 
used in low temperature parallel transport studies (by the author and co-workers) and 
capacitance voltage (CV) profiling. It is useful, at this point, to give brief summaries 
of three studies, insofar as they are relevant to the growth studies of this chapter. 
The first study (Emeleus et al 1992) considers the low temperature (0.3K - 20K) 
behaviour of the conductivity, axx, and Hall coefficient. Quantitative analysis reveals 
that conduction is governed by both weak localisation and hole-hole scattering and that 
the decrease of a, rx 
between 2 and 6K is a temperature dependent screening effect, 
explicable in terms of theory developed by Gold and Dolgopolov, 1986. This is the 
origin of the minimum observed in the µ-T plots of Fig. 5.16. These effects were 
observed in samples with µ(4K) both of 2,000 and 3,640 cm2V-ls-t, i. e. grown at 550 
C and 640 C. 
It was postulated by the author (Smith et al 1992), that the T. dependence of 
mobility could be associated with residual metal contamination at the Si/SiGe interface. 
Contamination of this type can be modelled as charge at the interface: negative charge 
at the interface will induce band bending that decreases the width of the quantum well. 
Thus, the carrier concentration will be larger than otherwise predicted. The second 
study summarised (Emeleus et al 1993) relates to n8 and calculations of µ. The model 
for ns developed in section 5.4.1 is readily modified to account for a sheet of charged 
impurities, n;, at the interface by including it in the expression for the field at the 
interface, FO 
F=E (NAl + n; ) where l is the depletion width in the B doped region. coer 
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The sum of the potential variations in the well, to the top of Ev, is then compared with 
experimentally determined band offsets. The interrelation between well shape and n8 is 
approximated by assuming a spatial wave function of the Fang Howard type (Ando et 
al, 1982). The well shape resulting is found from Poisson's equation by using the usual 
expression for energy levels in a triangular well, but replacing F by an effective field, 
Feff defined by Ep(F, ff)=eaFrr, where a is a variable well width parameter. This allows 
self consistent solutions for n8 to be obtained as a function of ni. The value of n; 
required for good agreement with experiment is negative charge with a sheet 
concentration of 2x1011 cm-2 (Fig 5.18). This is high, but compares with the value 
found necessary to fit the 4K mobility of 2000 cm2V-'s-I to calculated values, assuming 
Coulomb scattering from charged interface impurities, as described by Gold and 
Dolgopolov, 1986. 
In the third work (Brighten et al 1992), CV measurements of the heterojunction 
were compared to theory and gave strong evidence for charge at the interface with sheet 
density - 1011 cm-2. The temperature dependence of these measurements indicates 
acceptor-like, negative, charge. 
It must be noted that this evidence relates to negative charge at the Si/SiGe 
interface and that Cu is a triplet acceptor state in Si and Ge. Also note that our original 
hypothesis of neutral impurity scattering is not necessary to explain any feature of 
transport in these structures.. This hypothesis, however, proved valuable because it led 
to the investigation of unintentional contamination reported here. 
We, therefore, believe the T$ dependence to be related to a reduction in interface 
charge density. The scattering mechanism as determined by low temperature parallel 
transport studies is common to all of the samples, although the strength of scattering 
obviously declines for high T. samples (note that there is a minimum in t versus T even 
for the highest mobility sample). This scattering mechanism is confirmed by the 
presence of deep acceptors at the interface as revealed by CV studies. 
It is worth considering whether the interface charge, and thus the mobility, in 
these samples is associated with metal contamination. Although we cannot demonstrate 
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a clear correlation (e. g. through the use of SIMS), between the interface charge and 
metal contamination for the low Cu levels achieved with the use of a Si liner, this 
correlation is made for higher Cu concentrations. Moreover, the nature of the dominant 
scattering mechanism is common to all samples with mobilities > 500 cm2V-1s-1 i. e. 
including those in which metal concentration has been directly observed. Interface 
charge, however, could arise from other sources of contamination or from charged 
defects. 
5.4.6 Si Charge Liner 
This section relates to phase C (see Fig. 5.10) of these growth studies. Cu is a 
fast diffuser in Si. Although the Cu hearth is water cooled and the Si melt is contained 
within solid Si, the hearth has been estimated to reach 80°C during growth. This leads 
to a diffusion rate of 0.8 µm s-1 i. e. Cu will diffuse to the centre of the charge in " 60 
hours use. Thus, Cu contamination can be expected during the life of a Si charge, 
which can be up to 8 weeks. This is exacerbated by Si charge depletion during this time 
and, of course, Cu, when in the Si charge, will be subject to higher temperatures. 
Whilst Cu contamination resulting from the Si source will not be as extreme as that 
found from the use of an unscreened Ge source, it may be significant in these 2DHG 
structures. Evidence for this, and the continued role of metals in these structures, came 
from the introduction of a graphite liner to the Si charge. This had the effect of 
increasing µ(4K) at Tg = 550 C from 2,200 to 3,800 cm2v-1s-1. This discussion also 
relates to the use of a 0.5 cm thick Si liner around the Ge charge, which will rapidly 
become contaminated; as a result, this was also replaced by a graphite liner. 
5.4.7 High T. Dependence 
This section relates to phase D (see Fig. 5.10) of these growth studies. A 
further investigation of the mobility dependence on To was made using the graphite 
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shielded charges. Previously, T8 had been restricted to 640 C, the highest T, believed 
compatible with the retention of 2D growth processes. This investigation was extended 
to T8 = 900 C and the results are shown in Fig 5.19. In order to try to prevent 3D 
islanding at high growth temperatures, the Ge fraction, x, was reduced to 0.13. In 
addition, since dislocation movement is an activated process, reducing x will reduce 
strain and therefore might reduce the dislocation density at high T,. This helps to 
prevent relaxation and thus to eliminate dislocation density as a variable. The 
temperature dependence of Fig. 5.19 can be seen to follow a similar trend to that of the 
previous study. The surprising result is that µ (4K) continues to increase with T. up to 
850 C. The evidence that this trend might be related to metal contamination is 
discussed later in this section. Firstly, we shall discuss the saturation of µ with T, and 
the decrease for T8 > 850 C. 
The Si/SiGe interface roughness is characterised by two parameters - A, the 
roughness perpendicular to the interface and %, the in-plane roughness correlation 
length. The calculations of scattering strength for interface roughness previously cited 
(Emeleus et al 1992) were performed for k1?. = 1, i. e a worst case resonant condition of 
X=10nm The value of A used is ±0.5nm as measured in structures grown below 800 
C. These calculations predicted lt(4K) of between 1 and 2 x104 cm2V-1s-1 for these 
values of n8.; thus, interface roughness scattering has been discounted previously. 
(Note that there is no evidence for X=10nm in these structures, so the interface 
roughness limited mobilities for T, < 850 C are expected to be > 106 cm2v-1s-1. ) Cross 
sectional TEM of samples grown at 800 C and 900 C demonstrate vertical roughness of 
<I nm and 10 nm respectively (Fig. 5.20). Even at the highest T. there is no clear 
evidence for relaxation, but there is evidence of long range SiGe channel thickness 
variations analagous to the ripple morphology seen in VPE growth (Pidduck et al 1993). 
If values of A and A,, taken from the TEM of the T, = 900 C structure, are used, then 
the theory (Gold and Dolgolopov, 1986) predicts µ-104 cm2v-1s-1. Approximate 
agreement between absolute values of mobility and calculations is strong evidence for 
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interface roughness scattering, but is not in itself convincing, so further investigations 
were made. 
The relation between p and n8 for samples grown at 900 C, was investigated by 
varying the undoped spacer layer width in the range 2.5 to 30 nm, Fig. 5.21. It can be 
seen that the mobility falls for both high and low n8. The decrease of mobility for high 
n8 is in accordance with the trend expected from interface roughness scattering (see 
Section 5.2.2). This is further evidence that the SiGe ripple can limit mobilities. The 
decrease at low n8, however, suggests that interface charge scattering remains 
significant, even though the mobilities are consistent with a much lower interface charge 
density. 
Information regarding the scattering can be provided by decreasing the SiGe 
channel width, which can broaden the subbands in the presence of interface roughness. 
The spatial extent of the wavefunction for n8 =2.5x1011 cm-2 was studied by reducing 
the SiGe channel thickness in a series of samples, Fig 5.22. There is a dramatic fall in 
µ(4.2K) for channel widths, a, less than 20 nm. The well width for n8 =2x1011 cm-2 is 
less than "7nm, so the 2DHG cannot be assumed to be scattering from both lower and 
upper interfaces. A similar fall in p with channel thickness has been previously 
observed in III-V systems by Sakaki et al, 1987, in the presence of interface roughness 
scattering and was shown to have ap oc a6 dependence. While there is insufficient data 
from which to confirm any relation in this study, it is noted that the data is more 
consistent with the relation p oc a2. This suggests that interface charge scattering is also 
present, in agreement with the interpretation of the p versus ne behaviour. It is 
therefore suggested that the increase in mobility with growth temperature is associated 
with a reduction in interface charge scattering, and that the mobilities for T, > 850 C 
are limited by both interface charge and interface roughness scattering. This would 
appear to be the most promising explanation of the saturation of mobility with high T. 
At this point, it is worth summarising the argument that the T. dependence of µ 
(4K) may be metal related. Cu has been directly observed in samples with the bulk-like 
4K mobilities, and has been deduced to have greatly reduced concentration at the 
119 
rl 
ý 
N 
F7 
>N 
.,, r" .., 
0 
10000 
8000 
6000 
4000 
2000 
0 
4 
ý 
C) 
C 
\ 
ý ý .5 
.,, ,ý ý ... ý aý c. 
3 
2 
1 
10000 
0 
I 
f 
T 
i I 
0 
T 
iii -4 
T 
T 
0 
v v 
ii-iii 
I 
10 
ý--.. 
t. ý j ý,,,. 
20 30 
v 
40 50 
Thickness of SiGe alloy (nm) 
Fig. 5.21 Measured 2DHG parameters as a function of 
spacer thickness. (Si0.07Ge0.13 channel). 
60 
8000 
" 6000 
.. -> . r, ý ... 4000 
ý4 
C 
0 
0 10 20 
I 
i 
} 
I 
30 
Undoped setback / nm 
2000 
('2 
ý 
6 
E 
C) 4 
rl 
.. O 
-4 2 
k 
0 
12000 
8000 
4000 
0 
v 
0 
I 
I 
I 
00 
0 
6 
1 
} 
11 
T 
f 
} 
I 
40 50 
Fig. 5.22 Measured 2DHG parameters as a function of Sio. 83Geo. 13 channel width 
confining interface in samples with higher mobilities. The limiting scattering 
mechanism is common to samples grown at T, = 500 C and at T, = 640 C with t in 
the range 2000 - 4000 cm2V-1s-1. Acceptor-like charge has been observed at the 
SiGe/Si interface of samples grown under identical conditions. Experimental values of 
carrier concentration in the well can only be fitted to a self-consistent model assuming 
acceptor-like interface charge. Measures taken to reduce Cu contamination in the 
source charges enhanced µ(4K). The only evidence linking the gettering effect of the 
growth interruption to samples with Cu concentration lower than the SIMS detection 
limit is the improved reproducibility encountered when using the interrupt. The role of 
the interrupt must therefore remain speculative. 
The second sample set with T, as variable parameter (i. e. 700 C to 900 C) 
exhibits a similar T. dependence, for T, < 850 C, to that of the first. There is not yet 
any magnetoresistance, RH analysis linking the two sample sets other than the evidence 
for continued interface charge scattering and interface roughness scattering for 
T, > 850 C. It seems unlikely that there are two independent mechanisms both yielding 
the T, dependence we have observed. Scattering calculations suggest that no other 
mechanism can limit the mobility to values below 104 cm2V-1s-1, other than very large 
interface roughness which has not been observed by TEM. Therefore, it is proposed 
that this dependence may be related to interface charge, possibly from residual metal 
contamination, at the SiGe/Si interface. 
CONCLUSIONS 
Metal contamination has been implicated as the limiting factor for µ(4K) in SiGe 
channel remote doped structures grown with unscreened Si and Ge sources. A 
redistribution of Cu from the SiGe channel to aB doped region has been observed and 
is related to a growth interruption: this has been shown to be a growth related process. 
Modifications made to the growth system to reduce Cu contamination have enhanced the 
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mobility. A strong dependence of low temperature mobility on T, has been observed in 
structures grown with Si and Ge source shielding. This has been identified as due to a 
reduction of interface charge by other workers. This effect has also been demonstrated, 
by post growth annealing, to be a growth related process. The combination of these 
measures has led to values of µ(4K) greater than twice as high as those previously 
reported. 
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CHAPTER 6 
CONCLUSIONS AND FUTURE WORK 
Si and SiGe grown by MBE can offer many benefits to the study of solid state 
physics, and may prove to be useful in the production of new devices. However, the 
effects on electrical material quality of the interrelated processes of substrate 
preparation, growth technology and growth parameters are poorly understood and not 
extensively studied. The comprehensive study of these effects - to which the present 
work is a contribution - is a long-term goal of the drive to realise MBE structures both 
for commercial application and for new studies in low dimensional semiconductor 
physics. 
The objectives of this study were to measure room temperature electrical quality 
of as-grown Si as a function of growth temperature and to establish the requirements 
for high mobilities, at low temperature, in SiGe channel 2DHG's formed by remote 
doping. These objectives have been largely met. It was necessary to modify post- 
growth processing techniques in order to realise some of the measurements: the effects 
of this processing on material quality are also of interest. 
Carrier lifetimes are a direct measure of material quality and are important 
device parameters. Few previous values of lifetimes in Si MBE have been reported and 
most have been measured in MBE Si following high temperature post growth 
processing, which is likely to alter material quality. Reported values have varied by 
many orders of magnitude. No systematic study of lifetime dependence on growth 
temperature has been previously reported. 
For the first time, generation lifetimes have been measured in MBE grown Si by 
an MOS technique where all post growth temperatures have been kept below the 
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growth temperature, T. These are believed to reflect as-grown Si quality. A study on 
V80 grown Si (which was limited by what is believed to be oxide breakdown effects), 
has found tg - 200 ns. No dependence of tg on T$ could be confirmed by this study, 
due to the oxide breakdown effects. A similar investigation of V90S Si, yielded a 
strong and complex, but repeatable, tg versus Ts dependence. The maximum values of 
tg (obtained both at high TS, 700 C, and low Ts, 550 C, ) are -2 As, as compared to 
-10 As in control substrates. The TS dependence is unaltered by post growth annealing, 
which suggests that this is not a thermal effect (e. g. solid state diffusion) i. e. it is 
growth related. Values of tg measured in pn diodes processed at a VLSI facility are, in 
one case, high (10 µs), in the others, generally low (1-150 ns). This latter sample set 
also revealed a minimum at TS- 600-650 C, but the control substrates yielded low 
lifetimes. This, and the large variation of tg obtained across each epilayer renders 
these results generally unsatisfactory. The processing and mask sets used in this study 
were designed by the author, to preserve the integrity of high resolution doping 
structures. These process steps are not well characterised and it is believed that the 
results obtained from pn diodes may be dominated by the effects of processing. It has 
been established that one of these process steps -a short, high temperature implantation 
activation anneal (15 s, 1000 C) - does not inherently degrade material quality, as 
reflected by generation lifetime. 
Relatively low values of SiGe channel 2DHG mobility have been uniformly 
reported by many MBE (and UHV CVD) groups. The reason for this was unknown 
and it had been suggested that low mobilities might be inherent to the structure, due to 
alloy scattering. An extensive investigation of the material quality requirements of this 
structure has been undertaken. 
The mobilities of 2DHG's in SiGe channels, formed by remote doping, were, 
initially, limited by Cu contamination. This Cu contamination appears to have been 
gettered, from the SiGe channel into aB doped Si region, by the use of a growth 
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interruption. This effect was also thought to be growth related. The Cu contamination 
was reduced by modifications to the Ge source. Subsequently, a strong dependence of 
µ(4K) on T. has been found, which is believed to be associated with the reduction of 
interface charge at high T. Again, this effect is thought to be growth related. The 
interface charge may be associated with metal contamination. The highest reported .t 
(4K) in a SiGe channel 2DHG has been measured in a structure grown at TS=850C, 
which is considerably higher than is usually used for strained layer growth. This 
mobility is at least double the highest previously reported. At higher TS, long range 
ripple has been observed at the confining Si/SiGe interface. The mobility of the 2DHG 
has been examined as a function of channel width and of hole density. As a result, it is 
believed that this long range interface roughness, possibly in conjunction with interface 
charge, limits the mobility for T. 2850C. 
There are three common features of the results in this thesis. 
i) Ts is a highly influential parameter in Si/SiGe MBE growth. 
ii) The effects of increasing Tg cannot always be replicated by post growth 
annealing. 
iii Current MBE Si and SiGe growth techniques produce material with trace 
contamination, particularly metals, which can dominate the electrical behaviour of both 
2D and 3D structures. 
It is clear that considerable further work is required, regarding material quality, 
if MBE is ever to become a viable technique for commercial structures. Solid source 
MBE is currently very useful as a tool for solid state physics studies. However, even 
for these applications, a greater understanding of growth processes (i. e. impurity 
incorporation, defect formation) is required. One advantage of a high vacuum 
technique, like MBE, is that surface study techniques (RHEED, STM etc) can be 
applied in-situ. This may prove to be important in order to improve our understanding. 
However, very useful information can be obtained from carrier lifetime measurements, 
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and even parallel transport studies (which are often the goal of low dimensional 
growth, rather than a diagnostic tool) and these studies are worth pursuing. 
By using low temperature grown oxides, the Zerbst technique can be readily 
applied to MBE Si as an important measure of material quality. It would be instructive 
to perform these measurements to examine the 2g versus T8 dependence as a function of 
growth rate and, also, to assess the influence of substrate cleaning. 
There is currently a trend towards minimising thermal budgets in VLSI 
processing. Given that MBE Si and SiGe has been found to be relatively stable to post 
growth annealing, it seems likely that, in the near future, conventional processing will 
ensure the integrity of high resolution structures. This will be a major advantage for 
studies of MBE material quality. The recombination lifetime is highly sensitive to 
electrically active defects, so may have a useful role in assessing the effects of such 
processing on MBE structures. However, since the requirements of processing high 
resolution structures and conventional processing techniques may soon converge, this 
area is not currently a high priority. 
Remote doped structures are expected to have many applications in future 
semiconductor devices. The highest values of low temperature 2DEG mobility in SiGe 
structures are now comparable with those found in III-V systems. Room temperature 
2DHG mobility improvements might be a significant achievement finding application in 
CMOS technology. It will prove interesting to vary T1 during the growth of SiGe 
channel structures, in order both to minimise interface charge scattering and to prevent 
the onset of long range interface roughness. (Stop Press: by continuing this line of 
study, workers at Warwick have recently obtained µ(4K)=1.8x104 cm2V"ts-t in a 
similar structure. ) 
It is the author's opinion, that the most important challenge for future material 
studies will be to devise an effective gettering process for high resolution structures. It 
is intriguing to consider that this might be achieved, in part, by the use of growth 
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interruptions. The effects of these growth interruptions might be studied as a function 
of growth schedules and by introducing C, 0 or H during the interruption. Rapid 
thermal processing techniques may also prove to be of great value. 
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